- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385535 > MAX5888AEGK (MAXIM INTEGRATED PRODUCTS INC) Circular Connector; No. of Contacts:32; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:19; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | MAX5888AEGK |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | DAC |
| 英文描述： | Circular Connector; No. of Contacts:32; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:19; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 16-BIT DAC, QCC68 |
| 封裝： | 10 X 10 MM, 0.9 MM HEIGHT, MO-220, QFN-68 |
| 文件頁數(shù)： | 15/18頁 |
| 文件大小： | 746K |
| 代理商： | MAX5888AEGK |
M
3.3V, 16-Bit, 500Msps High Dynamic
Performance DAC with Differential LVDS Inputs
______________________________________________________________________________________
15
Grounding, Bypassing, and Power-Supply
Considerations
Grounding and power-supply decoupling can strongly
influence the performance of the MAX5888. Unwanted
digital crosstalk may couple through the input, refer-
ence, power supply, and ground connections, affecting
dynamic performance. Proper grounding and power-
supply decoupling guidelines for high-speed, high-fre-
quency applications should be closely followed. This
reduces EMI and internal crosstalk that can significant-
ly affect the dynamic performance of the MAX5888.
Use of a multilayer printed circuit (PC) board with sepa-
rate ground and power-supply planes is recommend-
ed. High-speed signals should run on lines directly
above the ground plane. Since the MAX5888 has sepa-
rate analog and digital ground buses (AGND,
CLKGND, and DGND, respectively), the PC board
should also have separate analog and digital ground
sections with only one point connecting the two planes.
Digital signals should be run above the digital ground
plane and analog/clock signals above the analog/clock
ground plane. Digital signals should be kept as far
away from sensitive analog inputs, reference inputs
sense lines, common-mode input, and clock inputs as
practical. A symmetric design of clock input and ana-
log output lines is recommended to minimize 2nd-order
harmonic distortion components and optimize the
DAC
’
s dynamic performance. Digital signal paths
should be kept short and run lengths matched to avoid
propagation delay and data skew mismatches.
The MAX5888 supports three separate power-supply
inputs for analog (AVDD), digital (DVDD), and clock
(VCLK) circuitry. Each AVDD, DVDD, and VCLK input
should at least be decoupled with a separate 0.1μF
capacitor as close to the pin as possible and their
opposite ends with the shortest possible connection to
the corresponding ground plane (Figure 13). Try to
minimize the analog and digital load capacitances for
optimized operation. All three power-supply voltages
should also be decoupled at the point they enter the
PC board with tantalum or electrolytic capacitors.
Ferrite beads with additional decoupling capacitors
forming a pi network could also improve performance.
The analog and digital power-supply inputs AV
DD
,
VCLK, and DV
DD
of the MAX5888 allow a supply volt-
age range of 3.3V ±5%.
O
-30
-60
-70
-90
0.2
0.4 0.6
1.2
1.8
6.0
IMD REQUIREMENT: < -70dBc
30kHz
100kHz
MEASUREMENT BANDWIDTH
T
INBAND
OUTBAND
WORST-CASE
NOISE LEVEL
A
FREQUENCY OFFSET FROM CARRIER (MHz)
Figure 11. GSM/EDGE Tx Mask
-100
-70
-80
-90
-60
-50
-40
-30
-20
-10
0
26
30
28
34
32
36
38
4-TONE MULTITONE POWER RATIO PLOT
(f
CLK
= 300MHz, f
CENTER
= 31.9702MHz)
f
OUT
(MHz)
4
f
T2
f
T3
f
T4
f
T1
A
OUT
= -12dB FS
BW = 12MHz
f
T1
= 30.0659MHz
f
T2
= 31.0181MHz
f
T3
= 33.0688MHz
f
T4
= 34.0209MHz
Figure 12. 4-Tone MTPR Test Results, f
CENTER
= 31.97MHz,
f
CLK
= 300MHz
相關PDF資料 |
PDF描述 |
|---|---|
| MAX5888EGK | 3.3V, 16-Bit, 500Msps High Dynamic Performance DAC with Differential LVDS Inputs |
| MAX5888 | 3.3V, 16-Bit, 500Msps High Dynamic Performance DAC with Differential LVDS Inputs |
| MAX5911 | -48V Simple Swapper Hot-Swap Switches |
| MAX5911ESA | -48V Simple Swapper Hot-Swap Switches |
| MAX5912ESE | -48V Simple Swapper Hot-Swap Switches |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5888AEGK+D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5888AEGK+TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5888AEGK-D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5888AEGK-T | 制造商:Maxim Integrated Products 功能描述:3.3V, 16-BIT, 500MSPS HIGH DYNAMIC PERFORMANC - Tape and Reel |
| MAX5888AEGK-TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。