
MAX5875
16-Bit, 200Msps, High-Dynamic-Performance,
Dual DAC with CMOS Inputs
_______________________________________________________________________________________
9
Detailed Description
Architecture
The MAX5875 high-performance, 16-bit, dual current-
steering DAC (Figure 1) operates with DAC update rates
up to 200Msps. The converter consists of input registers
and a demultiplexer for single-port (interleaved) mode,
followed by a current-steering array. During operation in
interleaved mode, the input data registers demultiplex
the single-port data bus. The current-steering array gen-
erates differential full-scale currents in the 2mA to 20mA
range. An internal current-switching network, in combina-
tion with external 50
termination resistors, converts the
differential output currents into dual differential output
voltages with a 0.1V to 1V peak-to-peak output voltage
range. An integrated 1.2V bandgap reference, control
amplifier, and user-selectable external resistor determine
the data converter’s full-scale output range.
Reference Architecture and Operation
The MAX5875 supports operation with the internal 1.2V
bandgap reference or an external reference voltage
source. REFIO serves as the input for an external, low-
impedance reference source. REFIO also serves as a
reference output when the DAC operates in internal refer-
ence mode. For stable operation with the internal refer-
ence, decouple REFIO to GND with a 1F capacitor. Due
to its limited output-drive capability, buffer REFIO with an
external amplifier when driving large external loads.
Pin Description (continued)
PIN
NAME
FUNCTION
37
CLKN
Complementary Converter Clock Input. Negative input terminal for differential converter clock.
Internally biased to AVCLK / 2.
38
CLKP
Converter Clock Input. Positive input terminal for differential converter clock. Internally biased to
AVCLK / 2.
39
TORB
Two’s-Complement/Binary Select Input. Set TORB to a CMOS-logic-high level to indicate a two’s-
complement input format. Set TORB to a CMOS-logic-low level to indicate a binary input format.
TORB has an internal pulldown resistor.
40
PD
Power-Down Input. Set PD high to force the DAC into power-down mode. Set PD low for normal
operation. PD has an internal pulldown resistor.
41
DORI
Dual-(Parallel)/Single-(Interleaved) Port Select Input. Set DORI high to configure as a dual-port
DAC. Set DORI low to configure as a single-port interleaved DAC. DORI has an internal pulldown
resistor.
42
XOR
DAC Exclusive-OR Select Input. Set XOR low to allow the data stream to pass unchanged to the
DAC input. Set XOR high to invert the input data into the DAC. If unused, connect XOR to GND.
44
SELIQ
DAC Select Input. Set SELIQ low to direct data into the Q-DAC inputs. Set SELIQ high to direct
data into the I-DAC inputs. If unused, connect SELIQ to GND. SELIQ’s logic state is only valid in
single-port (interleaved) mode.
45–60
B15, B14, B13,
B12, B11, B10,
B9, B8, B7, B6,
B5, B4, B3, B2,
B1, B0
Data Bits B15–B0. In dual-port mode, data is directed to the I-DAC. In single-port mode, the state
of SELIQ determines where the data bits are directed.
61
DVDD1.8
Digital Supply Voltage. Accepts a 1.71V to 1.89V supply voltage range. Bypass with a 0.1F
capacitor to GND.
62–68
A15, A14,
A13, A12,
A11, A10, A9
Data Bits A15–A9. In dual-port mode, data is directed to the Q-DAC. In single-port mode, data
bits are not used. Connect bits A15–A9 to GND in single-port mode.
—EP
Exposed Pad. Must be connected to GND through a low-impedance path.