256-Tap, Nonvolatile, I2C-Interface, Digital Potentiomet" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MAX5417META+T
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 14/14闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC DGTL POT 256POS 50K 8TDFN
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 50k
闆昏矾鏁�(sh霉)锛� 1
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 35 ppm/°C
瀛樺劜(ch菙)鍣ㄩ鍨嬶細 闈炴槗澶�
鎺ュ彛锛� I²C锛堣ō(sh猫)鍌欎綅鍧€锛�
闆绘簮闆诲锛� 2.7 V ~ 5.25 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-WDFN 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-TDFN-EP锛�3x3锛�
鍖呰锛� 妯�(bi膩o)婧�(zh菙n)鍖呰
鍏跺畠鍚嶇ū锛� MAX5417META+TDKR
MAX5417/MAX5418/MAX5419
256-Tap, Nonvolatile, I2C-Interface,
Digital Potentiometers
_______________________________________________________________________________________
9
Analog Circuitry
The MAX5417/MAX5418/MAX5419 consist of a resistor
array with 255 resistive elements; 256 tap points are
accessible to the wiper, W, along the resistor string
between H and L. The wiper tap point is selected by
programming the potentiometer through the 2-wire (I2C)
interface. Eight data bits, an address byte, and a con-
trol byte program the wiper position. The H and L termi-
nals of the MAX5417/MAX5418/MAX5419 are similar to
the two end terminals of a mechanical potentiometer.
The MAX5417/MAX5418/MAX5419 feature power-on
reset circuitry that loads the wiper position from non-
volatile memory at power-up.
Digital Interface
The MAX5417/MAX5418/MAX5419 feature an internal,
nonvolatile EEPROM that stores the wiper state for ini-
tialization during power-up. The shift register decodes
the control and address bits, routing the data to the
proper memory registers. Data can be written to a
volatile memory register, immediately updating the
wiper position, or data can be written to a nonvolatile
register for storage.
The volatile register retains data as long as the device
is powered. Once power is removed, the volatile regis-
ter is cleared. The nonvolatile register retains data even
after power is removed. Upon power-up, the power-on
reset circuitry controls the transfer of data from the non-
volatile register to the volatile register.
Serial Addressing
The MAX5417/MAX5418/MAX5419 operate as a slave
that receives data through an I2C- and SMBus-com-
patible 2-wire interface. The interface uses a serial data
access (SDA) line and a serial clock line (SCL) to
achieve communication between master(s) and
slave(s). A master, typically a microcontroller, initiates
all data transfers to the MAX5417/MAX5418/MAX5419,
and generates the SCL clock that synchronizes the
data transfer (Figure 1).
The MAX5417/MAX5418/MAX5419 SDA line operates
as both an input and an open-drain output. A pullup
resistor, typically 4.7k
, is required on the SDA bus.
The MAX5417/MAX5418/MAX5419 SCL operates only
as an input. A pullup resistor, typically 4.7k
, is
required on the SCL bus if there are multiple masters
on the 2-wire interface, or if the master in a single-mas-
ter system has an open-drain SCL output.
Each transmission consists of a START (S) condition
(Figure 3) sent by a master, followed by the
MAX5417/MAX5418/MAX5419 7-bit slave address plus
the 8th bit (Figure 4), 1 command byte (Figure 7) and 1
data byte, and finally a STOP (P) condition (Figure 3).
Start and Stop Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START condition by transitioning SDA from
high to low while SCL is high. When the master has fin-
ished communicating with the slave, it issues a STOP
condition by transitioning the SDA from low to high
while SCL is high. The bus is then free for another
transmission (Figure 3).
Bit Transfer
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable while SCL
is high (Figure 5).
SDA
START
CONDITION
SCL
S
STOP
CONDITION
P
Figure 3. Start and Stop Conditions
SDA
SCL
*See the Ordering Information/Selector Guide section for other address options.
01
A0
MSB
LSB
NOP/W
ACK
0
1
0*
Figure 4. Slave Address
SMBus is a trademark of Intel Corporation.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-B34-MW-B1 CONVERTER MOD DC/DC 48V 100W
MS27473E22B1P CONN PLUG 100POS STRAIGHT W/PINS
D38999/26WE8PE CONN PLUG 8POS STRAIGHT W/PINS
D38999/26FE8PE CONN PLUG 8POS STRAIGHT W/PINS
VE-B33-MW-B1 CONVERTER MOD DC/DC 24V 100W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MAX5417NETA 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:- Rail/Tube
MAX5417NETA+ 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:DGTL POTENTIOMETER 256POS 50KOHM SGL 8TDFN EP - Rail/Tube
MAX5417NETA+T 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 256-Tap Nonvolatile I2C-Interface RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MAX5417NETA-T 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MAX5417PETA 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:- Rail/Tube