- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383428 > MAX509ACPP (MAXIM INTEGRATED PRODUCTS INC) Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs PDF資料下載
參數(shù)資料
| 型號： | MAX509ACPP |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | DAC |
| 英文描述： | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
| 中文描述： | QUAD, SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 11/20頁 |
| 文件大?。?/td> | 235K |
| 代理商： | MAX509ACPP |
Serial Input Data Format and Control Codes
The 12-bit serial input format shown in Figure 3 com-
prises two DAC address bits (A1, A0), two control bits
(C1, C0) and eight bits of data (D0...D7).
The 4-bit address/control code configures the DAC as
shown in Table 1.
Load Input Register, DAC Registers Unchanged
(Single Update Operation)
When performing a single update operation, A1 and A0
select the respective input register. At the rising edge
of
CS
, the selected input register is loaded with the cur-
rent shift-register data. All DAC outputs remain
unchanged. This preloads individual data in the input
register without changing the DAC outputs.
Load Input and DAC Registers
This command directly loads the selected DAC register
at
CS
's rising edge. A1 and A0 set the DAC address.
Current shift-register data is placed in the selected
input and DAC registers.
For example, to load all four DAC registers simultaneously
with individual settings (DAC A = 1V, DAC B = 2V, DAC
C = 3V and DAC D = 4V), five commands are required.
First, perform four single input register update opera-
tions. Next, perform an “
LDAC
” command as a fifth
command. All DACs will be updated from their respec-
tive input registers at the rising edge of
CS
.
Update All DACs from Shift Registers
All four DAC registers are updated with shift-register
data. This command allows all DACs to be set to any
analog value within the reference range. This command
can be used to substitute
CLR
if code 00 hex is pro-
grammed, which clears all DACs.
No Operation (NOP)
The NOP command (no operation) allows data to be shift-
ed through the MAX509/MAX510 shift register without
affecting the input or DAC registers. This is useful in daisy
chaining (also see the Daisy-Chaining Devices section).
For this command, the data bits are "Don't Cares." As an
example, three MAX509/MAX510s are daisy-chained (A, B
and C), and DAC A and DAC C need to be updated. The
36-bit-wide command would consist of one 12-bit word for
device C, followed by an NOP instruction for device B and
a third 12-bit word with data for device A. At
CS
's rising
edge, only device B is not updated.
“LDAC” Command (Software)
All DAC registers are updated with the contents of their
respective input registers at
CS
's rising edge. With the
exception of using
CS
to execute, this performs the
same function as the asynchronous
LDAC
.
Set DOUT Phase – SCLK Rising (Mode 1, Default)
Mode 1 resets the serial output DOUT to transition at
SCLK's rising edge. This is the MAX509/MAX510’s
default setting after the supply voltage has been
applied.
The command also loads all DAC registers with the con-
tents of their respective input registers, and is identical to
the “
LDAC
” command.
M
Quad, S erial 8-Bit DACs
with Rail-to-Rail Outputs
______________________________________________________________________________________
11
This is the first bit shifted in
A101 076
G G G
D10
DIN
DOUT
Control and
Address bits
8-bit DAC data
MSB
LSB
Figure 3. Serial Input Format
(
LDAC
= H)
(
LDAC
= x)
(
LDAC
= x)
(
LDAC
= x)
(
LDAC
= x)
(
LDAC
= H)
1 0
1 1
x
x
x
x
x
x
x
x
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
8-Bit DAC Data
0 0
x 0
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
x
x
x
x
x
x
x
x
0 0
x 1
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
1 0
0 x
x
x
x
x
x
x
x
x
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
8-Bit Data
0 1
Address
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
8-Bit Data
1 1
Address
D0
D1
D2
D3
D4
D5
D6
D7
C0
C1
A0
A1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX509ACWP | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
| MAX509AEPP | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
| MAX509AEWP | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
| MAX509AMJP | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
| MAX509BCPP | Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX509ACPP+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX509ACWP | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX509ACWP+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX509ACWP+T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 4Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX509ACWP-T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。