參數(shù)資料
型號(hào): MAX503
廠商: Maxim Integrated Products, Inc.
元件分類: 外設(shè)及接口
英文描述: Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
中文描述: 電可擦除可編程邏輯器件
文件頁(yè)數(shù): 13/16頁(yè)
文件大?。?/td> 118K
代理商: MAX503
M
5V, Low-Power, Parallel-Input,
Voltage-Output, 10-Bit DAC
______________________________________________________________________________________
13
A0 = A1 = 0
A0 = A1 = 1
DAC UPDATE
NBH
NBL & NBM
CS
WR
LDAC = 0 (DAC LATCH IS TRANSPARENT)
Figure 8b. 8-Bit and 16-Bit μP Timing Sequence with LDAC = 0
Figure 5 shows the circuit configuration for a 4-bit μP
application. Figure 6 shows the corresponding timing
sequence. The 4 low bits (S0, S1, D0, D1) are connect-
ed in parallel to the other 4 bits (D2–D5) and then to the
μP bus. Address lines A0 and A1 enable the input data
latches for the high, middle, or low data nibbles. The μP
sends chip select (CS) and write (WR) signals to latch
in each of three nibbles in three cycles when the data is
valid.
Figure 7 shows a typical interface to an 8-bit or a 16-bit
μP. Connect 8 data bits from the data bus to pins S0,
S1, and D0–D5 on the MAX503. With LDAC held high,
the user can load NBH or NBL + NBM in any order.
Figure 8a shows the corresponding timing sequence.
For fastest throughput, use Figure 8b’s sequence.
Address lines A0 and A1 are tied together and the DAC
is loaded in 2 cycles as 8 + 4. In this scheme, with
LDAC held low, the DAC latch is transparent. Always
load NBL and NBM first, followed by NBH.
LDAC is asynchronous with respect to WR. If LDAC is
brought low before or at the same time WR goes high,
LDAC must remain low for at least 50ns to ensure the
correct data is latched. Data is latched into DAC regis-
ters on LDAC’s rising edge.
Unipolar Configuration
The MAX503 is configured for a 0V to V
REFIN
unipolar
output range by connecting ROFS and RFB to VOUT
(Figure 9). The converter operates from either single or
dual supplies in this configuration. See Table 3 for the
DAC-latch contents (input) vs. the analog VOUT (output).
In this range, 1LSB = V
REFIN
(2
-10
).
A 0V to 2V
REFIN
unipolar output range is set up by con-
necting ROFS to AGND and RFB to VOUT (Figure 10).
Table 4 shows the DAC-latch contents vs. VOUT. The
MAX503 operates from either single or dual supplies in
this mode. In this range, 1LSB = (2)(V
REFIN
)(2
-10
) =
(V
REFIN
)(2
-9
).
33μF
REFIN
REFOUT
AGND
DGND
REFGND
V
DD
V
SS
ROFS
RFB
VOUT
V
OUT
0V TO-5V
+5V
G = 1
MAX503
33μF
REFIN
REFOUT
AGND
DGND
REFGND
V
DD
V
SS
ROFS
RFB
VOUT
V
OUT
0V TO-5V
+5V
G = 2
MAX503
Figure 9. Unipolar Configuration (0V to +2.048V Output)
Figure 10. Unipolar Configuration (0V to +4.096V Output)
相關(guān)PDF資料
PDF描述
MAX503EWG 5V, Low-Power, Parallel-Input, Voltage-Output, 10-Bit DAC
MAX503CAG Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
MAX503CNG Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
MAX503CWG Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
MAX503EAG Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX-503-0512 制造商:SL Power Electronics 功能描述:AC/DC Power Supply Triple-OUT 5V/12V/-12V 80A/10A/10A 500W
MAX5033 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:500mA, 76V, High-Efficiency, MAXPower Step-Down DC-DC Converter
MAX5033AAPA+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX5033AASA 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 500mA 76V MAXPower Step-Down RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT
MAX5033AASA+ 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 500mA 76V MAXPower Step-Down RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT