- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5818 > MAX4241ESA+ (Maxim Integrated Products)IC OP AMP BTR 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX4241ESA+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC OP AMP BTR 8-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 系列： | Beyond-the-Rails™ |
| 放大器類型： | 通用 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 0.04 V/µs |
| 增益帶寬積： | 90kHz |
| 電流 - 輸入偏壓： | 2nA |
| 電壓 - 輸入偏移： | 200µV |
| 電流 - 電源： | 14µA |
| 電流 - 輸出 / 通道： | 2.5mA |
| 電壓 - 電源，單路/雙路(±)： | 1.8 V ~ 5.5 V，±0.9 V ~ 2.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 1388 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Single/Dual/Quad, +1.8V/10A, SOT23,
Beyond-the-Rails Op Amps
value, based on driving the output voltage to within
and VEE supplies should be bypassed to ground with
50mV, 100mV, and 200mV of either power-supply rail.
separate 100nF capacitors.
For example, a MAX4241 running from a single +1.8V
Good PC board layout techniques optimize perfor-
supply, operating at TA = +25°C, can source 240A to
mance by decreasing the amount of stray capacitance
within 100mV of VCC and is capable of driving a 7kΩ
at the op amp’s inputs and output. To decrease stray
load resistor to VEE:
capacitance, minimize trace lengths by placing exter-
nal components as close as possible to the op amp.
1.8V - 0.1V
Surface-mount components are an excellent choice.
RL =
= 7kΩ to VEE
240 A
The same application can drive a 3.3k
Ω load resistor
when terminated in VCC / 2 (+0.9V in this case).
Driving Capacitive Loads
The MAX4240–MAX4244 are unity-gain stable for loads
up to 200pF (see Load Resistor vs. Capacitive Load
graph in
Typical Operating Characteristics). Applica-
tions that require greater capacitive drive capability
should use an isolation resistor between the output and
the capacitive load (Figure 8). Note that this alternative
results in a loss of gain accuracy because RISO forms a
voltage divider with the load resistor.
Power-Supply Bypassing and Layout
The MAX4240–MAX4244 family operates from either a
single +1.8V to +5.5V supply or dual ±0.9V to ±2.75V
supplies. For single-supply operation, bypass the
power supply with a 100nF capacitor to VEE (in this
case GND). For dual-supply operation, both the VCC
Figure 8a Using a Resistor to Isolate a Capacitive Load from
the Op Amp
RISO
CL
RL
MAX4240
MAX4241
MAX4242
MAX4243
MAX4244
AV =
RL
≈ 1
RL + RISO
50mV/div
IN
OUT
50mV/div
MAX4240-44 fig08b
100
s/div
RISO = NONE, RL = 100kΩ, CL = 700pF
50mV/div
IN
OUT
50mV/div
MAX4240-44 fig08c
100
s/div
RISO = 1kΩ, RL = 100kΩ, CL = 700pF
MAX4240–MAX424
4
Figure 8b. Pulse Response without Isolating Resistor
Figure 8c. Pulse Response with Isolating Resistor
______________________________________________________________________________________
13
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。