LOS asserted; VOL 0.4V 1.0 mA LOS Op" />
參數(shù)資料
型號(hào)： MAX3984UTE+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 14/18頁(yè)
文件大?。?/td> 0K
描述： IC PREMP DRIVER 1CH 16-TQFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 100
類型： 驅(qū)動(dòng)器
驅(qū)動(dòng)器/接收器數(shù)： 1/0
規(guī)程： 以太網(wǎng)
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
封裝/外殼： 16-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 16-TQFN-EP（3x3）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 1408 (CN2011-ZH PDF)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
LOS asserted
0
25
μA
LOS asserted; VOL
0.4V
1.0
mA
LOS Open-Collector Current
Sink
(Note 12)
0
25
μA
LOS Response Time
(Note 4)
Time from VIN dropping below deassert level
or rising above assert level to 50% point of
LOS output transition
10
μs
LOS Transition Time
Rise time or fall time (10% to 90%);
pullup supply = 5.5V; external pullup
R
4.7k
200
ns
CONTROL INPUTS: TX_DISABLE, PE0, PE1, OUT_LEV, IN_LEV
Logic-High Voltage
VIH
2.0
V
Logic-Low Voltage
VIL
0.8
V
Logic-High Current
IIH
Current required to maintain logic-high state
at VIH > +2.0V
-150
μA
Logic-Low Current
IIL
Current required to maintain logic-low state
at VIL < +0.8V
350
μA
MAX3984
1Gbps to 10Gbps Preemphasis Driver with
Receive Equalizer
_______________________________________________________________________________________
5
Note 1:
Supply voltage to reach 90% of final value in less than 100s, but not less than 10s. Power-on delay interval measured
from the 50% level of the final voltage at the filter’s device side to 50% level of final current. The supply is to remain at or
above 3V for at least 100ms. Only one full-scale transition is permitted during this interval. Aberrations on the transition are
limited to less than 100mV.
Note 2:
IN+ and IN- are single-ended, 50
Ω terminations to (VCC - 1.5V) ±0.2V.
Note 3:
Load is 50
Ω ±1% at each side and the pattern is 0000011111 or equivalent pattern at 2.5Gbps.
Note 4:
Guaranteed by design and characterization.
Note 5:
PE1 = PE0 = logic-high (maximum preemphasis), load is 50
Ω ±1% at each side. The pattern is 11001100 (50% edge den-
sity) at 10Gbps. AC common-mode output is computed as:
VACCM_RMS = RMS[(VP + VN) / 2) - VDCCM]
where:
VP = time-domain voltage measured at OUT+ with at least 10GHz bandwidth.
VN = time-domain voltage measured at OUT- with at least 10GHz bandwidth.
AC common-mode voltage (VACCM_RMS) expressed as an RMS value.
DC common-mode voltage (VDCCM) = average DC voltage of (VP + VN) / 2.
Note 6:
Using 0000011111 or equivalent pattern at 2.5Gbps. PE0 = PE1 = logic-low for minimum preemphasis. Measured within
2in of the output pins with Rogers 4350 dielectric, or equivalent, and
≥ 10-mil line width. For transition time, the 0% refer-
ence is the steady state level after four zeros, just before the transition, and the 100% reference level is the steady state
level after four consecutive logic ones.
Note 7:
Pattern is 0000011111 or equivalent pattern at 10Gbps and 100mVP-P differential swing. IN_LEV = logic-low and PE0 =
PE1 = logic-low for minimum preemphasis. Signal transition time is controlled by the 4th-order BT filter (7.5GHz band-
width) or equivalent. See Figure 3 for setup.
Note 8:
Test pattern (464 bits): 100 zeros, 1010, PRBS7, 100 ones, 0101, PRBS7.
Note 9:
Input range selection is IN_LEV = logic-high for FR-4 input equalization. Cables are unequalized, Amphenol Spectra-Strip
(160-2499-997) 24 AWG or equivalent. Residual deterministic jitter is the difference between the source jitter at point A
and the load jitter point D in Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media
induced loss and not from clock source modulation. DJ is measured at point D of Figure 2.
Note 10: Input range selection is IN_LEV = logic-low. Residual deterministic jitter is the difference between the source jitter at point
A and the load jitter point D in Figure 3. The deterministic jitter (DJ) at the output of the transmission line must be from
media induced loss and not from clock source modulation. DJ is measured at point D of Figure 3.
Note 11: Measured with 101010… pattern at 10Gbps with less than 1in of FR-4 at the input.
Note 12: True open-collector outputs. VCC = 0 and the external 4.7k
Ω pullup resistor is connected to +5.5V.
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +3.6V, TA = 0°C to +85°C. Typical values are at TA = +25°C, VCC = +3.3V, unless otherwise noted.)
相關(guān)PDF資料
PDF描述
MAX399ESE IC MULTIPLEXER DUAL 4X1 16SOIC
MAX4051CSE-T IC MULTIPLEXER 8X1 16SOIC
MAX4066CSD IC SWITCH QUAD SPST 14SOIC
MAX4079CWG+ IC A/V BACKEND 24-SOIC
MAX4144EEE+T IC RX DIFF LINE HS 16-QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX3984UTE+ 功能描述:均衡器 1-10Gbps Preemphasis Driver w/Receive EQ RoHS:否 制造商:Texas Instruments
MAX3984UTE+T 功能描述:IC PREMP DRIVER 1CH 16-TQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,240 系列:GD 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):3/5 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:20-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:20-PDIP 包裝:管件
MAX3986EVKIT+ 制造商:Maxim Integrated Products 功能描述:EVAL KIT MAX3986 (1GBPS TO 10.3GBPS LINEAR EQUALIZER) - Boxed Product (Development Kits)
MAX3986UTU+ 功能描述:IC EQUALIZER LOW PWR 4CH 38TQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
MAX3986UTU+T 功能描述:IC EQUALIZER LOW PWR 4CH 38TQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*