- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1940 > MAX3983UGK+TD (Maxim Integrated Products)IC SIGNAL COND QUAD 68-QFN PDF資料下載
參數(shù)資料
| 型號： | MAX3983UGK+TD |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 13/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SIGNAL COND QUAD 68-QFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 類型： | 信號調(diào)節(jié)器 |
| 輸入類型： | CML |
| 輸出類型： | CML |
| 接口： | LVTTL |
| 電流 - 電源： | 495mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 68-QFN 裸露焊盤（10x10） |
| 包裝： | 帶卷 (TR) |
MAX3983
Quad Copper-Cable Signal Conditioner
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +3.6V, TA = 0°C to +85°C. Typical values are at VCC = +3.3V and TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Source to
TX_IN
TX_OUT
to
RX_IN
TX_PE1
TX_PE0
RX_OUT
to
Load
RX_PE
1m, 24AWG
0
5in
0
15m, 24AWG
1
20in
1
0.20
0.25
Residual Output Deterministic
Jitter at 3.2Gbps
(Notes 1, 12, 13, 14)
6-mil FR4
≤
20 in
20m, 24AWG
1
20in
1
0.25
0.3
UIP-P
Note 1:
Guaranteed by design and characterization.
Note 2:
Measured with 2in of FR4 through InfiniBand connector with TX_PE1 = TX_PE0 =1.
Note 3:
Measured at the chip using 0000011111 or equivalent pattern. TX_PE1 = TX_PE0 = 0 for minimum preemphasis.
Note 4:
All channels under test are not transmitting during test. Channel tested with XAUI CJPAT, as well as this pattern: 19 zeros,
1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2
character), 0011111010 (K28.5- character).
Note 5:
Cables are unequalized, Amphenol Spectra-Strip 24AWG and 28AWG or equivalent equipped with Fujitsu “MicroGiga”
connector or equivalent. All other channels are quiet. Residual deterministic jitter is the difference between the source jit-
ter and the output jitter at the load. The deterministic jitter (DJ) at the output of the transmission line must be from media-
induced loss and not from clock-source modulation. Depending upon the system environment, better results can be
achieved by selecting different preemphasis levels.
Note 6:
Tested with a 1GHz sine wave applied at TX_IN under test with less than 5in of FR4.
Note 7:
Measured with 3in of FR4 with RX_PE = 1.
Note 8:
Measured at the chip using 0000011111 or equivalent pattern. RX_PE = low (minimum). Signal source is 1VP-P with 5m,
28AWG InfiniBand cable.
Note 9:
All other receive channels are quiet. TX_ENABLE = 0. Channel tested with XAUI CJPAT as well as this pattern: 19 zeros,
1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2
character), 0011111010 (K28.5- character).
Note 10: FR4 board material: 6-mil-wide, 100
Ω, edge-coupled stripline (tanδ = 0.022, 4.0 < εR < 4.4).
Note 11: Tested with a 1GHz sine wave applied at RX_IN under test with less than 5in of FR4.
Note 12: Channel tested with XAUI CJPAT as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101
(K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5- character).
Note 13: Cables are unequalized, Amphenol Spectra-Strip 24AWG or equivalent equipped with Fujitsu “MicroGiga” connector or
equivalent. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter at point B in
Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media-induced loss and not from
clock-source modulation. Depending upon the system environment, better results can be achieved by selecting different
preemphasis levels.
Note 14: Valid with pattern generator deterministic jitter as high as 0.17UIP-P.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX3984UTE+ | IC PREMP DRIVER 1CH 16-TQFN |
| MAX399ESE | IC MULTIPLEXER DUAL 4X1 16SOIC |
| MAX4051CSE-T | IC MULTIPLEXER 8X1 16SOIC |
| MAX4066CSD | IC SWITCH QUAD SPST 14SOIC |
| MAX4079CWG+ | IC A/V BACKEND 24-SOIC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3983UTK+D | 制造商:Maxim Integrated Products 功能描述:#EMPTY - Rail/Tube |
| MAX3984EVKIT+ | 功能描述:緩沖器和線路驅(qū)動器 Evaluation Kit for the MAX3984 RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| MAX3984UTE+ | 功能描述:均衡器 1-10Gbps Preemphasis Driver w/Receive EQ RoHS:否 制造商:Texas Instruments |
| MAX3984UTE+T | 功能描述:IC PREMP DRIVER 1CH 16-TQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,240 系列:GD 類型:收發(fā)器 驅(qū)動器/接收器數(shù):3/5 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:20-DIP（0.300"，7.62mm） 供應商設備封裝:20-PDIP 包裝:管件 |
| MAX3986EVKIT+ | 制造商:Maxim Integrated Products 功能描述:EVAL KIT MAX3986 (1GBPS TO 10.3GBPS LINEAR EQUALIZER) - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。