- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384665 > MAX3675ECJ (MAXIM INTEGRATED PRODUCTS INC) 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX3675ECJ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| 中文描述： | CLOCK RECOVERY CIRCUIT, PQFP32 |
| 封裝： | 5 X 5 MM, 1 MM HEIGHT, MS-026AAA, TQFP-32 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 190K |
| 代理商： | MAX3675ECJ |
M
622Mbps, Low-Power, 3.3V Cloc k-Rec overy
and Data-Retiming IC with Limiting Amplifier
______________________________________________________________________________________
13
allowable pattern-dependent jitter, peak-to-peak
(seconds); and BW = typical system bandwidth, nor-
mally 0.6 to 1.0 times the data rate (Hertz). If the PDJ is
still larger than desired, continue increasing the value of
C
IN
. Note that to maintain stability when using the
MAX3675 analog inputs (ADI+, ADI-), it is important to
keep the low-frequency cutoff associated with C
OLC
below the corner frequency associated with C
IN
(f
C
)
(Table 1).
PDJ can also be present due to insufficient high-fre-
quency bandwidth (Figure 10). If the amplifiers are not
fast enough to allow for complete transitions during sin-
gle-bit patterns, or if the amplifier does not allow ade-
quate settling time, high-frequency PDJ can result.
Pulse-Width Distortion (PWD)
Finally, PWD occurs when the midpoint crossing of a
0–1 transition and a 1–0 transition do not occur at the
same level (Figure 11). DC offsets and nonsymmetrical
rising and falling edge speeds both contribute to PWD.
For a 1–0 bit stream, calculate PWD as follows:
PWD = [(width of wider pulse) -
(width of narrower pulse)] / 2
Phase Adjust
The internal clock and data alignment in the MAX3675
is well maintained close to the center of the data eye.
Although not required, this sampling point can be shift-
ed using the PHADJ inputs to optimize BER perfor-
mance. The PHADJ inputs operate with differential
input signals to approximately ±1V. A simple resistor
divider with a bypass capacitor is sufficient to set up
these levels. When the PHADJ inputs are not used, they
should be tied directly to V
CC
.
Figure 10. Pattern-Dependent J itter Due to High-Frequency
Rolloff
A
TIME
MIDPOINT
LONG
CONSECUTIVE
BIT STREAM
0-1-0 BIT STREAM
HF PDJ
Figure 11. Pulse-Width Distortion
A
TIME
MIDPOINT
WIDTH OF A ONE
WIDTH OF A ZERO
PWD RESULTS WHEN THE WIDTH
OF A ZERODOES NOT EQUAL
THE WIDTH OF A ONE
t
FALL
≠
t
RISE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3676EHJ | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3676 | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3736 | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
| MAX3736ETE | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
| MAX3737ETJ | Full-Duplex LVDM Transceiver 8-MSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3675ECJ.B50011 | 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ.G044 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ-T | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675EHJ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675EHJEVKIT | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。