- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385522 > MAX1809EEE (MAXIM INTEGRATED PRODUCTS INC) 3A, 1MHz, DDR Memory Termination Supply PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1809EEE |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 3A, 1MHz, DDR Memory Termination Supply |
| 中文描述： | 4.7 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO16 |
| 封裝： | QSOP-16 |
| 文件頁(yè)數(shù)： | 12/17頁(yè) |
| 文件大?。?/td> | 803K |
| 代理商： | MAX1809EEE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
M
3A, 1MHz, DDR Memory Termination Supply
12
______________________________________________________________________________________
output regulates at a slightly lower voltage under a
given load, allowing more voltage headroom as the
load changes suddenly to zero or to the opposite polarity
(sinking mode). By utilizing the full-voltage tolerance lim-
its, the total output capacitance can be reduced and the
capacitor
’
s ESR can be increased.
Choose R
DROOP
such that the output voltage at the
maximum load current, including ripple, is just above
the lower limit of the output tolerance.
R
DROOP
I
OUT(MAX)
≤
V
OUT(TYP)
- V
OUT(MIN)
-
(V
RIPPLE
/ 2)
Voltage positioning results in some loss in efficiency
due to the power dissipated in R
DROOP
. The maximum
power loss is given by R
DROOP
I
OUT(MAX)
2
. R
DROOP
must be able to handle this power.
Ceramic Output Capacitor Applications
Ceramic capacitors have advantages and disadvan-
tages. They have ultra-low ESR and are noncom-
bustible, relatively small, and nonpolarized. They are
also expensive and brittle, and their ultra-low ESR char-
acteristic can result in excessively low output-voltage
ripple (affecting stability in nonvoltage-positioned cir-
cuits). In addition, their relatively low capacitance value
can cause output overshoot when going abruptly from
full-load sourcing to full-load sinking conditions, unless
the inductor value can be made small (high switching
frequency), or there are some bulk tantalum or elec-
trolytic capacitors in parallel to absorb the stored energy
in the inductor. In some cases, there may be no room for
electrolytics, creating a need for a DC-DC design that
uses nothing but ceramics.
The MAX1809 can take full advantage of the small size
and low ESR of ceramic output capacitors in a voltage-
positioned circuit. The addition of the positioning resis-
tor increases the ripple at FB, satisfying the minimum
feedback ripple voltage requirement.
Output overshoot (V
SOAR
) determines the minimum
output capacitance requirement (see
the Output
Capacitor Selection
). Often the switching frequency is set
as high as possible (near 1000kHz), and the inductor
value is reduced to minimize the energy transferred from
inductor to capacitor during load-step recovery.
Input Source
The output of the MAX1809 can accept current due to
the reversible properties of the buck and the boost con-
verter. When voltage at the output of the MAX1809
(low-voltage port) exceeds or equals the output set
voltage the flow of energy reverses, going from the out-
put to the input (high-voltage port). If the input (high-
voltage port) is not connected to a low-impedance
source capable of absorbing energy, the voltage at the
input will rise. This voltage can violate the absolute maxi-
mum voltage at the input of the MAX1809 and destroy
the part. This occurs when sinking current because the
topology acts as a boost converter, pumping energy
from the low-voltage side (the output), to the high-voltage
side (the input). The input (high-voltage side) voltage is
limited only by the clamping effect of the voltage source
connected there. To avoid this problem, make sure the
input to the MAX1809 is connected to a low impedance,
two quadrant supply or that the load (excluding the
MAX1809) connected to that supply consumes more
power than the amount being transferred from the
MAX1809 output to the input.
Active Bus Termination
DDR memory architecture is a high-speed system that
clocks data on both the rising and falling edges of the
clock. This increases the data rate, and at the same
time increases the system power dissipation. High-
speed digital logic requires termination of the buses to
minimize ringing and reflection. Using an active termi-
nation scheme reduces the power dissipation of the
bus. By connecting the termination resistors to a supply
voltage (V
TT
) that is half the memory voltage (V
DDQ
),
Figure 7. Soft-Start Current Limit Over Time
0.7V
1.8V
I
LIMIT
t
SHDN
0
0
0
V
SS
(V)
I
LIMIT
(A)
Figure 8. Active Bus Termination
V
DDQ
V
OUT
(MAX1809)
LINE RECEIVERS
COMMON BUS
TERMINATION RESISTOR
V
DDQ
/2 = V
TT
-
+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1809ETI | 3A, 1MHz, DDR Memory Termination Supply |
| MAX181 | Completed ,8 Channel 12 Bits Data Acquisition System(100ksps,8通道，并行，12位A/D轉(zhuǎn)換器) |
| MAX1852 | SC70 Inverting Charge Pumps with Shutdown |
| MAX1852EXT | SC70 Inverting Charge Pumps with Shutdown |
| MAX1853 | SC70 Inverting Charge Pumps with Shutdown |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1809EEE+ | 功能描述:電壓模式 PWM 控制器 3A 1MHz DDR Memory Termination Supply RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| MAX1809EEE+T | 功能描述:電壓模式 PWM 控制器 3A 1MHz DDR Memory Termination Supply RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| MAX1809EEE-T | 功能描述:直流/直流開(kāi)關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
| MAX1809EGI | 功能描述:直流/直流開(kāi)關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
| MAX1809EGI+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。