- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9774 > MAX14824ETG+ (Maxim Integrated Products)IC IO-LINK MASTER TXRX 24TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX14824ETG+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC IO-LINK MASTER TXRX 24TQFN |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
18
MAX14824
IO-Link Master Transceiver
Register Functionality
The device has four 8-bit-wide registers for configuration and monitoring (Table 1). R1 and R0 are the register address.
Table 1. Register Summary
R1/R0 = Register address, X = Unused bits.
Status Register [R1, R0] = [0,0]
REGISTER
R1
R0
D7
D6
D5
D4
D3
D2
D1
D0
Status
0
X
DiLvl
QLvl
C/QFaultInt
UV33Int
UV24Int
OTempInt
CQConfig
0
1
RxFilter
HiSlew
C/Q_N/P
C/Q_PP
C/QDEn
Q
RxDis
C/QLoad
DIOConfig
1
0
X
LiDis
DiLoad
Mode
1
RST
WuEnBit
X
C/QFault
UV24
OTemp
UV33En
LDO33Dis
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Bit Name
X
DiLvl
QLvl
C/QFaultInt
UV33Int
UV24Int
OTempInt
Read/Write
R
POR State
0
U
0
Reset Upon Read
Yes
No
Yes
X = Unused bits.
U = Unknown. These bits are dependent on the DI logic and C/Q inputs.
The Status register reflects the logic levels of C/Q and DI and shows the source of interrupts that cause an IRQ hardware
interrupt. The IRQ interrupt is asserted when an alarm condition (OTemp, UV33En, UV24, C/QFault) is detected. All bits in
the Status register are read-only. The interrupt bits return to the default state after the Status register is read. If a C/Q fault
condition persists, the C/QFaultInt bit is immediately set after the Status register is read.
BIT
NAME
DESCRIPTION
D7:D6
X
Unused
D5
DiLvl
DI Logic Level. The DiLvl bit mirrors the current logic level at the DI input. It is the
inverse of the LI output and is always active regardless of the state of the LiDis bit
(Table 2). DiLvl does not affect IRQ. DiLvl is not changed when the Status register is
read.
D4
QLvl
C/Q Logic Level. The QLvl bit is the inverse of the logic level at C/Q. QLvl is 1 when the
C/Q input level is low (< 8V) and is 0 when the C/Q logic level is high (> 13V) (Table 3).
QLvl remains active when the C/Q receiver is disabled (RxDis = 1). QLvl does not affect
IRQ. QLvl is not changed when the Status register is read.
D3
C/QFaultInt
C/Q Fault Interrupt. The C/QFaultInt interrupt bit and C/QFault bit (in the Mode register)
are set when a short circuit or voltage fault occurs on the C/Q driver output (see the C/Q
Fault Detection section for more information). IRQ asserts when C/QFault is 1. Read the
Status register to clear the C/QFaultInt bit and deassert IRQ.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3100A28-17S | CONN RCPT 15POS WALL MNT W/SCKT |
| MS3101A28-16S | CONN RCPT 20POS FREE HNG W/SCKT |
| MS3106A32-2PZ | CONN PLUG 5POS STRAIGHT W/PINS |
| MAX230CWP+ | IC TXRX RS232 5V 20-SOIC |
| MAX13234EIUP+ | TXRX RS-232 250KBPS 2X2 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX14824ETG+ | 功能描述:輸入/輸出控制器接口集成電路 IO-Link Master Transceiver RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX14824ETG+T | 功能描述:輸入/輸出控制器接口集成電路 IO-Link Master Transceiver RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX14824EVKIT# | 功能描述:界面開發(fā)工具 MAX14824 EVAL KIT RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| MAX14824GTG+ | 功能描述:輸入/輸出控制器接口集成電路 3 1/2 Digit ADC w/Reference RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX14824GTG+T | 功能描述:輸入/輸出控制器接口集成電路 Logic-Level Translator RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。