
MAX14504/MAX14505/MAX14505A/MAX14506
Dual SPDT Negative Rail Analog Switches
with ±VCC Capability
8
_______________________________________________________________________________________
Test Circuits/Timing Diagrams (continued)
Pin Description
PIN
NAME
FUNCTION
A1
NO2
Analog Switch 2, Normally Open Terminal
A2
NEG
Negative Supply Voltage Output. Connect NEG to GND with a 3.3nF capacitor. Do not use NEG to
power any external circuitry.
A3
VCC
Positive Supply Voltage Input. Connect VCC to a +2.3V to +5.5V supply voltage. Bypass VCC to GND
with a 0.1F ceramic capacitor placed as close as possible to the device.
A4
NO1
Analog Switch 1, Normally Open Terminal
B1
COM2
Analog Switch 2, Common Terminal
B2
EN
Active-Low Enable Input. Drive
EN high to put switches in a high-impedance mode. Shunt click/pop
switches are not affected by the state of
EN. The MAX14505A/MAX14506 enter a low current state
when
EN is driven high.
B3, C3
GND
Ground
B4
COM1
Analog Switch 1, Common Terminal
C1
NC2
Analog Switch 2, Normally Closed Terminal
C2
CB
Control Bit Input. CB controls switch 1 and switch 2. See the Functional Diagram/Truth Table.
C4
NC1
Analog Switch 1, Normally Closed Terminal
GND
VIL OR VIH
NC_ OR
NO_
COM_
MAX14504/
MAX14505/
MAX14505A/
MAX14506
VCC
CAPACITANCE
METER
CB
NEG
0.1
F
f = 1MHz
CNEG
Figure 3. Channel Off-/On-Capacitance