- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9873 > MAX144AEPA+ (Maxim Integrated Products)IC ADC 12BIT 108KSPS 8-DIP PDF資料下載
參數(shù)資料
| 型號： | MAX144AEPA+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 108KSPS 8-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 108k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 727mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，單極 |
MAX144/MAX145
The capacitive digital-to-analog converter (DAC)
adjusts during the remainder of the conversion cycle
to restore node ZERO to 0V within the limits of 12-bit
resolution. This action is equivalent to transferring a
16pF [(VIN+) - (VIN-)] charge from CHOLD to the bina-
ry-weighted capacitive DAC, which in turn forms a digi-
tal representation of the analog input signal.
Track/Hold (T/H)
The ADC’s T/H stage enters its tracking mode on the
falling edge of CS/SHDN. For the MAX144 (single-
ended inputs), IN- is connected to GND and the con-
verter samples the positive (“+”) input. For the MAX145
(pseudo-differential inputs), IN- connects to the nega-
tive input (“-”) and the difference of [(VIN+) - (VIN-)] is
sampled. At the end of the conversion, the positive
input connects back to IN+ and CHOLD charges to the
input signal.
The time required for the T/H stage to acquire an input
signal is a function of how fast its input capacitance is
charged. If the input signal’s source impedance is high,
the acquisition time lengthens, and more time must be
allowed between conversions. The acquisition time,
tACQ, is the maximum time the device takes to acquire
the signal, and is also the minimum time required for
the signal to be acquired. Calculate this with the follow-
ing equation:
tACQ = 9(RS + RIN)CIN
where RS is the source impedance of the input signal,
RIN (9k) is the input resistance, and CIN (16pF) is the
input capacitance of the ADC. Source impedances
below 1k
have no significant impact on the AC perfor-
mance of the MAX144/MAX145.
Higher source impedances can be used if a 0.01F
capacitor is connected to the individual analog inputs.
Together with the input impedance, this capacitor
forms an RC filter, limiting the ADC’s signal bandwidth.
Input Bandwidth
The MAX144/MAX145 T/H stage offers a 2.25MHz
small-signal and a 1MHz full-power bandwidth, which
make it possible to use the parts for digitizing high-
speed transients and measuring periodic signals with
bandwidths exceeding the ADCs sampling rate by
using undersampling techniques. To avoid high-fre-
quency signals being aliased into the frequency band
of interest, anti-alias filtering is recommended. Most
aliasing problems can be fixed easily with an external
resistor and a capacitor. However, if DC precision is
required, it is usually best to choose a continuous or
switched-capacitor filter, such as the MAX7410/
MAX7414 (Figure 4). Their Butterworth characteristic
generally provides the best compromise (with regard to
rolloff and attenuation) in filter configurations, is easy to
design, and provides a maximally flat passband response.
Analog Input Protection
Internal protection diodes, which clamp the analog input
to VDD and GND, allow each input channel to swing
within GND - 300mV to VDD + 300mV without damage.
However, for accurate conversions, both inputs must not
exceed VDD + 50mV or be less than GND - 50mV.
If an off-channel analog input voltage exceeds the
supplies, limit the input current to 4mA.
+2.7V, Low-Power, 2-Channel, 108ksps,
Serial 12-Bit ADCs in 8-Pin MAX
8
_______________________________________________________________________________________
SHDN
OUT
2
CLK
REF
EXTERNAL
REFERENCE
CS/SHDN
DOUT
2
3
8
P/C
MAX7410
MAX7414
CH0
VDD
GND
OS
GND
COM
0.01
F**
0.1
F
470
**
0.01
F
CH1
IN
fC = 15kHz
7
4
5
7
4
6
8
1
63
SCLK
MAX144
1.5MHz
OSCILLATOR
**USED TO ATTENUATE SWITCHED-CAPACITOR FILTER CLOCK NOISE
Figure 4. Analog Input with Anti-Aliasing Filter Structure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V300A12T500BL2 | CONVERTER MOD DC/DC 12V 500W |
| ISL41387IRZ | IC TXRX DUAL PROTOCAL ESD 40-QFN |
| V300A12T500BF3 | CONVERTER MOD DC/DC 12V 500W |
| MAX1227BCEE+ | IC ADC 12-BIT 300KSPS 16-QSOP |
| V24A28T500BG3 | CONVERTER MOD DC/DC 28V 500W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX144AEPA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 2Ch 108ksps 5.25V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX144AEUA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX144AEUA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 2Ch 108ksps 5.25V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX144AEUA+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 2Ch 108ksps 5.25V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX144AEUA-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。