參數(shù)資料
型號(hào)： MAX1377ATP+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 11/25頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 1.25MSPS DL 20-TQFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 60
位數(shù)： 12
采樣率（每秒）： 1.25M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 40mW
電壓電源： 單電源
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 20-WQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 20-TQFN-EP（5x5）
包裝： 管件
輸入數(shù)目和類型： 4 個(gè)單端，單極；4 個(gè)單端，雙極；2 個(gè)差分，單極；2 個(gè)差分，雙極
產(chǎn)品目錄頁(yè)面： 1396 (CN2011-ZH PDF)
MAX1377/MAX1379/MAX1383
Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
ADCs with Serial Interface
______________________________________________________________________________________
19
Single-/Dual-Output Modes (S/
D)
In dual-output mode, conversion results from the two
channels appear on separate outputs. DOUT1 outputs
the result from channel 1 and DOUT2 outputs the result
from channel 2. Drive S/D low to operate in dual-output
mode. For DSPs with two-buffer and two-input-stream
capability, use the dual-output mode to allow for easier
DSP software for dual streams. Two buffer locations can
be used so the streams do not need to be separated.
In single-output mode, the results from both channels
appear on DOUT1. The channel 2 conversion result fol-
lows the channel 1 conversion result (see Figure 10).
The MSB (D11) of the channel 2 conversion result
appears on DOUT1 after the 16th rising edge of SCLK.
The LSB (D0) of the channel 2 conversion result
appears on DOUT1 after the 27th rising edge of SCLK
and is ready to be clocked in on the 28th rising edge of
SCLK. DOUT2 is high-impedance when S/D is high.
If CNVST goes high after the 28th rising edge of SCLK,
DOUT1 goes high impedance until the next conversion
is initiated (single-conversion mode). If CNVST goes
high after the 14th rising edge and before the 28th ris-
ing edge of SCLK, DOUT1 is actively driven low until
the next conversion results are ready (continuous- con-
version mode).
Note: In single-output mode, the conversion speed is
limited to 0.625Msps by the maximum SCLK.
Power-Down Modes
Partial Power-Down (PPD)
Reduce power consumption by placing the MAX1377/
MAX1379 in partial power-down mode. Partial power-
down mode is ideal for infrequent data sampling and
applications requiring fast wake-up times. Pull CNVST
high after the 3rd and before the 14th rising edge of
SCLK to place the device in partial power-down mode.
This reduces the analog supply current to 2mA. While
in partial power-down mode, the internal reference
remains enabled (if REFSEL = GND). Figure 11 shows
the timing sequence to enter partial power-down mode.
Full Power-Down Mode (FPD)
Full power-down mode is ideal for infrequent data sam-
pling and very low-supply current applications. To enter
full power-down mode, place the MAX1377/MAX1379/
MAX1383 first in partial power-down mode. Perform the
CNVST/SCLK sequence necessary to enter partial
power-down mode. Repeat the same sequence to enter
full power-down mode. In full power-down mode, the
internal reference is disabled to minimize power con-
sumption. Figure 12 shows the timing sequence to
enter full power-down mode.
Another way to enter the full power-down mode is to
drive CS high. If CS is high, the MAX1377/MAX1379/
MAX1383 act as if the full power-down sequence were
issued. To exit the CS-initiated power-down mode,
drive CS low. Allow 2ms for the reference to wake up
and settle before performing a conversion.
SINGLE CONVERSION
(SINGLE OUTPUT)
CNVST
SCLK
DOUT1
1
8
9
16
17
24
28
CONTINUOUS CONVERSION
(SINGLE OUTPUT)
CNVST
SCLK
DOUT1
1
8
9
16
14
17
24
25
28
27
D11 D10 D9 D8
D7
D6
D5 D4 D3 D2 D1 D0
D11 D10 D9 D8
D7 D6
D5 D4
D3
D2 D1 D0
D11 D10 D9 D8
D7
D6
D5 D4 D3 D2 D1 D0
D11 D10 D9 D8
D7 D6
D5 D4
D3
D2 D1 D0
CHANNEL 1
CONVERSION RESULT
CHANNEL 2
CONVERSION RESULT
HIGH-Z
CHANNEL 1
CONVERSION RESULT
CHANNEL 2
CONVERSION RESULT
0
Figure 10. Single-Output Mode, Single and Continuous Conversions
相關(guān)PDF資料
PDF描述
VI-B4L-IV-F1 CONVERTER MOD DC/DC 28V 150W
MAX117CAI+ IC ADC 8BIT 400KSPS 28-SSOP
VI-B4K-IV-F4 CONVERTER MOD DC/DC 40V 150W
MAX11201AEUB+ IC ADC 24BIT SRL 120SPS 10UMAX
VI-B4K-IV-F3 CONVERTER MOD DC/DC 40V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1377ATP+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 1.25Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1377ATP+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 1.25Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1379ATP+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 1.25Msps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1379ATP+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 1.25Msps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1379EVKIT+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1379 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*