- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗9888 > MAX1301AEUP+T (Maxim Integrated Products)IC ADC 16BIT SRL 115KSPS 20TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | MAX1301AEUP+T |
| 寤犲晢锛� | Maxim Integrated Products |
| 鏂囦欢闋佹暩(sh霉)锛� | 28/31闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC ADC 16BIT SRL 115KSPS 20TSSOP |
| 鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 | Obsolescence Mitigation Program |
| 妯欐簴鍖呰锛� | 2,500 |
| 浣嶆暩(sh霉)锛� | 16 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 115k |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | MICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 1 |
| 鍔熺巼鑰楁暎锛堟渶澶э級锛� | 879mW |
| 闆诲闆绘簮锛� | 妯℃摤鍜屾暩(sh霉)瀛� |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 20-TSSOP锛�0.173"锛�4.40mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 20-TSSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� | 4 鍊嬪柈绔�锛屽柈妤碉紱4 鍊嬪柈绔�锛岄洐妤�锛�2 鍊嬪樊鍒�锛岄洐妤� |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�鐣跺墠绗�28闋�绗�29闋�绗�30闋�绗�31闋�
MAX1300/MAX1301
8- and 4-Channel, 卤3 x VREF Multirange Inputs,
Serial 16-Bit ADCs
6
_______________________________________________________________________________________
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
CS Rise to DOUT Disable
tTR
40
ns
CS Fall to SCLK Rise Setup
tCSS
40
ns
CS High Minimum Pulse Width
tCSPW
40
ns
SCLK Fall to CS Rise Hold
tCSH
0ns
SSTRB Rise to CS Fall Setup
(Note 4)
40
ns
DOUT Rise/Fall Time
CL = 50pF
10
ns
SSTRB Rise/Fall Time
CL = 50pF
10
ns
Note 1: Parameter tested at VAVDD1 = VAVDD2 = VDVDD = VDVDDO = 5V.
Note 2: See definitions in the
Parameter Definitions section at the end of the data sheet.
Note 3: Guaranteed by correlation with single-ended measurements.
Note 4: Not production tested. Guaranteed by design.
Note 5: To ensure external reference operation, VREFCAP must exceed (VAVDD1 - 0.1V). To ensure internal reference operation, VREFCAP
must be below (VAVDD1 - 0.4V). Bypassing REFCAP with a 0.1F or larger capacitor to AGND1 sets VREFCAP
鈮� 4.096V. The
transition point between internal reference mode and external reference mode lies between the REFCAP buffer disable threshold
minimum and maximum values (Figures 17 and 18).
Note 6: The SCLK duty cycle can vary between 40% and 60%, as long as the tCL and tCH timing requirements are met.
ANALOG SUPPLY CURRENT
vs. ANALOG SUPPLY VOLTAGE
MAX1300
toc01
VAVDD1 (V)
I AVDD1
(mA)
5.15
5.05
4.95
4.85
2.2
2.3
2.4
2.5
2.6
2.1
4.75
5.25
EXTERNAL CLOCK MODE
TA = +85掳C
TA = +25掳C
TA = -40掳C
PREAMPLIFIER SUPPLY CURRENT
vs. PREAMPLIFIER SUPPLY VOLTAGE
MAX1300
toc02
VAVDD2 (V)
I AVDD2
(mA)
5.15
5.05
4.85
4.95
11
12
13
14
16
15
17
18
10
4.75
5.25
EXTERNAL CLOCK MODE
AIN1鈥揂IN7 = AGND2
AIN0 = +FS
TA = +85掳C
TA = +25掳C
TA = -40掳C
DIGITAL SUPPLY CURRENT
vs. DIGITAL SUPPLY VOLTAGE
MAX1300
toc03
VDVDD (V)
I DVDD
(mA)
5.15
5.05
4.95
4.85
0.80
0.85
0.90
0.95
0.75
4.75
5.25
EXTERNAL CLOCK MODE
DATA RATE = 115ksps
TA = +85掳C
TA = +25掳C
TA = -40掳C
Typical Operating Characteristics
(VAVDD1 = VAVDD2 = VDVDD = VDVDDO = 5V, VAGND1 = VDGND = VDGNDO = VAGND2 = VAGND3 = 0V, fCLK = 3.5MHz (50% duty
cycle), external clock mode, VREF = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input
range, CDOUT = 50pF, CSSTRB = 50pF; unless otherwise noted.)
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD1 = VAVDD2 = VDVDD = VDVDDO = 5V, VAGND1 = VDGND = VDGNDO = VAGND2 = VAGND3 = 0V, fCLK = 3.5MHz (50% duty
cycle), external clock mode, VREF = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input
range (卤3 x VREF), CDOUT = 50pF, CSSTRB = 50pF, TA = -40掳C to +85掳C, unless otherwise noted. Typical values are at TA = +25掳C.)
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| V150A28T500BL | CONVERTER MOD DC/DC 28V 500W |
| V150A28T500B3 | CONVERTER MOD DC/DC 28V 500W |
| MAX146BEAP+T | IC ADC LP 12-BIT 133KSPS 20-SSOP |
| V150A28T500B2 | CONVERTER MOD DC/DC 28V 500W |
| MAX146ACAP+T | IC ADC LP 12-BIT 133KSPS 20-SSOP |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MAX1301BEUP | 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:4-CHANNEL 12V MULTIRANGE INPUTS - Rail/Tube |
| MAX1301BEUP+ | 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 16-Bit 4Ch 115ksps 4.136V Precision ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�:Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:VQFN-32 |
| MAX1301BEUP+CAL | 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC Intel R2 Customer special for MAX1301BEUP+ RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�:Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:VQFN-32 |
| MAX1301BEUP+T | 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 16-Bit 4Ch 115ksps 4.136V Precision ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�:Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:VQFN-32 |
| MAX1301BEUP-T | 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:4-CHANNEL 12V MULTIRANGE INPUTS - Tape and Reel |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
