參數(shù)資料
型號: MAX1292BCEG
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 400ksps, +5V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface
中文描述: 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24
封裝: 0.150 INCH, QSOP-28
文件頁數(shù): 11/20頁
文件大?。?/td> 382K
代理商: MAX1292BCEG
M
400ksps, +5V, 8-/4-Channel, 12-Bit ADCs
with +2.5V Reference and Parallel Interface
______________________________________________________________________________________
11
Table 1. Control Byte Functional Description
NAME
FUNCTION
D4
0
SGL
/DIF
SGL
/DIF
= 0: Pseudo-Differential Analog Input Mode
SGL
/DIF
= 1: Single-Ended Analog Input Mode
In single-ended mode, input signals are referred to COM. In pseudo-differential mode, the voltage
difference between two channels is measured (Tables 2, 3).
1
0
D3
UNI
/BIP
Standby Power-Down Mode. Clock mode is unaffected.
0
1
1
UNI/
BIP
= 0: Bipolar Mode
UNI/
BIP
= 1: Unipolar Mode
In unipolar mode, an analog input signal from 0 to V
REF
can be converted; in bipolar mode, the
signal can range from -V
REF
/2 to +V
REF
/2.
D2, D1, D0
Normal Operation Mode. External clock mode is selected.
1
A2, A1, A0
Address bits A2, A1, A0 select which of the 8/4 (MAX1290/MAX1292) channels is to be converted
(Tables 3, 4).
Normal Operation Mode. Internal clock mode is selected.
BIT
PD1, PD0
0
D7, D6
PD1
and
PD0
select the various clock and power-down modes.
Full Power-Down Mode. Clock mode is unaffected.
D5
ACQMOD
ACQMOD = 0: Internal Acquisition Mode
ACQMOD = 1: External Acquisition Mode
conversion. The sampling interval occurs at the end of
the acquisition interval. The ACQMOD (acquisition
mode) bit in the input control byte (Table 1) offers two
options for acquiring the signal: an internal and an
external acquisition. The conversion period lasts for 13
clock cycles in either the internal or external clock or
acquisition mode. Writing a new control byte during a
conversion cycle aborts the conversion and starts a
new acquisition interval.
Internal Acquisition
Select internal acquisition by writing the control byte
with the ACQMOD bit cleared (ACQMOD = 0). This
causes the write pulse to initiate an acquisition interval
whose duration is internally timed. Conversion starts
when this acquisition interval (three external clock
cycles or approximately 1μs in internal clock mode)
ends (Figure 4). Note that, when the internal acquisition
is combined with the internal clock, the aperture jitter
can be as high as 200ps. Internal clock users wishing
to achieve the 50ps jitter specification should always
use external acquisition mode.
External Acquisition
Use external acquisition mode for precise control of the
sampling aperture and/or dependent control of acquisi-
tion and conversion times. The user controls acquisition
and start-of-conversion with two separate write pulses.
The first pulse, written with ACQMOD = 1, starts an
acquisition interval of indeterminate length. The second
write pulse, written with ACQMOD = 0 (all other bits in
the control byte are unchanged), terminates acquisition
and starts conversion on
WR
rising edge (Figure 5).
The address bits for the input multiplexer must have the
same values on the first and second write pulses.
Power-down mode bits (PD0, PD1) can assume new
values on the second write pulse (see the
Power-Down
Modes
section). Changing other bits in the control byte
corrupts the conversion.
Reading a Conversion
A standard interrupt signal,
INT
, is provided to allow the
MAX1290/MAX1292 to flag the microprocessor when
the conversion has ended and a valid result is avail-
able.
INT
goes low when the conversion is complete
and the output data is ready (Figures 4 and 5).
INT
returns high on the first read cycle or if a new control
byte is written.
Selecting Clock Mode
The MAX1290/MAX1292 operate with an internal or
external clock. Control bits D6 and D7 select either
internal or external clock mode. The part retains the
last-requested clock mode if a power-down mode is
selected in the current input word. For both internal and
external clock mode, internal or external acquisition
相關(guān)PDF資料
PDF描述
MAX1292BEEG 400ksps, +5V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface
MAX132 18-Bit ADC with Serial Interface(±18-BIT,單通道,具有串行接口的ADC)
MAX133 3 3/4 Digital ADC(3 3/4 位數(shù)字ADC)
MAX139 3 1/2 Digital ADC(3 1/2位數(shù),具有能隙基準(zhǔn)源ADC)
MAX1479 300MHz to 450MHz Low-Power, Crystal-Based +10dBm ASK/FSK Transmitter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1292BCEG+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 400ksps 5.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1292BCEG+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 400ksps 5.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1292BCEG-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1292BEEG 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1292BEEG+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 400ksps 5.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32