- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383315 > MAX1242ACSA (MAXIM INTEGRATED PRODUCTS INC) CAP .047UF 16V PPS FILM 1206 5% PDF資料下載
參數(shù)資料
| 型號： | MAX1242ACSA |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | CAP .047UF 16V PPS FILM 1206 5% |
| 中文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封裝： | 0.150 INCH, SOIC-8 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 158K |
| 代理商： | MAX1242ACSA |
If a serial interface is available, set the CPU’s serial
interface in master mode so the CPU generates the ser-
ial clock. Choose a clock frequency up to 2.1MHz.
1) Use a general-purpose I/O line on the CPU to pull
CS
low. Keep SCLK low.
2) Wait the maximum conversion time specified before
activating SCLK. Alternatively, look for a DOUT rising
edge to determine the end of conversion.
3) Activate SCLK for a minimum of 11 clock cycles. The
first falling clock edge produces the MSB of the
DOUT conversion. DOUT output data transitions on
SCLK’s falling edge and is available in MSB-first for-
mat. Observe the SCLK-to-DOUT valid timing char-
acteristic. Data can be clocked into the μP on
SCLK’s rising edge.
4) Pull
CS
high at or after the 11th falling clock edge. If
CS
remains low, the two sub-bits and trailing zeros
are clocked out after the LSB.
5) With
CS
= high, wait the minimum specified time, t
CS
,
before initiating a new conversion by pulling
CS
low.
If a conversion is aborted by pulling
CS
high before
the conversion’s end, wait the minimum acquisition
time, t
ACQ
, before starting a new conversion.
Data can be output in two bytes or continuously, as
shown in Figures 8a and 8b. The bytes contain the
result of the conversion padded with one leading 1, two
sub-bits, and trailing 0s if SCLK is still active with
CS
kept low.
S PI and Mic rowire
When using SPI or QSPI, set CPOL = 0 and CPHA = 0.
Conversion begins with a
CS
falling edge. DOUT goes
low, indicating a conversion is in progress. Wait until
DOUT goes high or until the maximum specified 7.5μs
conversion time elapses. Two consecutive 1-byte reads
are required to get the full 10+2 bits from the ADC.
DOUT output data transitions on SCLK’s falling edge
and is clocked into the μP on SCLK’s rising edge.
The first byte contains a leading 1, and seven bits of
conversion result. The second byte contains the remain-
ing three bits, two sub-bits, and three trailing zeros. See
Figure 11 for connections and Figure 12 for timing.
QS PI
Set CPOL = CPHA = 0. Unlike SPI, which requires two
1-byte reads to acquire the 10 bits of data from the ADC,
QSPI allows the minimum number of clock cycles neces-
sary to clock in the data. The MAX1242/MAX1243 require
11 clock cycles from the μP to clock out the 10 bits of
data. Additional clock cycles clock out the two sub-bits
followed by trailing zeros (Figure 13). The maximum clock
frequency to ensure compatibility with QSPI is 2.097MHz.
Layout and Grounding
For best performance, use printed circuit boards. Wire-
wrap boards are not recommended. Board layout
should ensure that digital and analog signal lines are
separated from each other. Do not run analog and digi-
tal (especially clock) lines parallel to one another, or
digital lines underneath the ADC package.
M
+2.7V to +5.25V, Low-Power, 10-Bit
S erial ADCs in S O-8
______________________________________________________________________________________
11
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
S1
S0
HIGH-Z
t
CONV
DOUT
CS
SCLK
1ST BYTE READ
2ND BYTE READ
EOC
MSB
LSB
D9
MSB
D8
D7
D6
D5
D4
D3
D2
D1
D0
LSB
S1
S0
HIGH-Z
t
CONV
DOUT
CS
SCLK
EOC
Figure 12. SPI/Microwire Serial-Interface Timing (CPOL = CPHA = 0)
Figure 13. QSPI Serial-Interface Timing (CPOL = CPHA = 0)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1242AESA | +2.7V to %.25V, Low-Power, 10-Bit Serial ADCs in SO-8 |
| MAX1242AMJA | CAP .0056UF 16V PPS FILM SMD |
| MAX1243ACSA | +2.7V to %.25V, Low-Power, 10-Bit Serial ADCs in SO-8 |
| MAX1243ACPA | 3-to-1 DVI/HDMI Switch with AC coupling 80-TQFP 0 to 70 |
| MAX1243AESA | 3-to-1 HDMI Switch 64-TQFP 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1242ACSA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 73ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1242ACSA+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 73ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1242ACSA-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1242AEPA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1242AEPA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 73ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。