參數(shù)資料
型號(hào)： MAX1209
廠商： Maxim Integrated Products, Inc.
英文描述： 40Msps, 12-Bit ADC
中文描述： 12位、80Msps、3.3V中頻采樣ADC
文件頁(yè)數(shù)： 18/29頁(yè)
文件大小： 609K
代理商： MAX1209
M
40Msps, 12-Bit ADC
18
______________________________________________________________________________________
Reference Output (REFOUT)
An internal bandgap reference is the basis for all the
internal voltages and bias currents used in the
MAX1206. The power-down logic input (PD) enables
and disables the reference circuit. REFOUT has
approximately 17k
to GND when the MAX1206 is in
power-down. The reference circuit requires 10ms to
power up and settle when power is applied to the
MAX1206 or when PD transitions from high to low.
The internal bandgap reference and buffer generate
REFOUT to be 2.048V with a +100ppm/
°
C temperature
coefficient. Connect an external
≥
0.1μF bypass capaci-
tor from REFOUT to GND for stability. REFOUT sources
up to 1.4mA and sinks up to 100μA for external circuits
with a load regulation of 35mV/mA. Short-circuit protec-
tion limits I
REFOUT
to a 2.1mA source current when
shorted to GND and a 240μA sink current when shorted
to V
DD
.
Analog Inputs and Reference
Configurations
The MAX1206 full-scale analog input range is ±V
REF
with a common-mode input range of V
DD
/ 2 ±0.8V.
V
REF
is the difference between V
REFP
and V
REFN
. The
MAX1206 provides three modes of reference operation.
The voltage at REFIN (V
REFIN
) sets the reference oper-
ation mode (Table 1).
To operate the MAX1206 with the internal reference, con-
nect REFOUT to REFIN either with a direct short or
through a resistive-divider. In this mode, COM, REFP, and
REFN are low-impedance outputs with V
COM
= V
DD
/ 2,
V
REFP
= V
DD
/ 2 + V
REFIN
/ 4, and V
REFN
= V
DD
/ 2 -
V
REFIN
/ 4. The REFIN input impedance is very large
(>50M
). When driving REFIN through a resistive-divider,
use resistances
≥
10k
to avoid loading REFOUT.
Buffered external reference mode is virtually identical to
internal reference mode except that the reference
source is derived from an external reference and not
the MAX1206 REFOUT. In buffered external reference
mode, apply a stable 0.7V to 2.3V source at REFIN.
COM, REFP, and REFN are low-impedance outputs
with V
COM
= V
DD
/ 2, V
REFP
= V
DD
/ 2 + V
REFIN
/ 4, and
V
REFN
= V
DD
/ 2 - V
REFIN
/ 4.
To operate the MAX1206 in unbuffered external refer-
ence mode, connect REFIN to GND. Connecting REFIN
to GND deactivates the on-chip reference buffers for
COM, REFP, and REFN. With their buffers deactivated,
COM, REFP, and REFN inputs must be driven through
separate, external reference sources. Drive V
COM
to
V
DD
/ 2 ±5%, and drive REFP and REFN such that
V
COM
= (V
REFP
+ V
REFN
) / 2. The analog input range is
±(V
REFP
- V
REFN
).
All three modes of reference operation require the
same bypass capacitor combination. Bypass COM with
a 0.1μF capacitor in parallel with a
≥
2.2μF capacitor to
GND. Bypass REFP and REFN each with a 0.1μF
capacitor to GND. Bypass REFP to REFN with a 1μF
capacitor in parallel with a 10μF capacitor. Place the
1μF capacitor as close to the device as possible.
Bypass REFIN and REFOUT to GND with a 0.1μF
capacitor.
For detailed circuit suggestions, see Figures 12 and 13.
Clock Input and Clock Control Lines
(CLKP, CLKN, CLKTYP, DCE)
The MAX1206 accepts both differential and single-
ended clock inputs. For single-ended clock input opera-
tion, connect CLKTYP to GND, CLKN to GND, and drive
CLKP with the external single-ended clock signal. For
differential clock input operation, connect CLKTYP to
OV
DD
or V
DD
and drive CLKP and CLKN with the exter-
nal differential clock signal. To reduce clock jitter, the
external single-ended clock must have sharp falling
edges. Consider the clock input as an analog input and
route it away from any other analog inputs and digital
signal lines.
CLKP and CLKN are high impedance when the
MAX1206 is powered down (Figure 4).
Low clock jitter is required for the specified SNR perfor-
mance of the MAX1206. Analog input sampling occurs
on the falling edge of the clock signal, requiring this
V
REFIN
REFERENCE MODE
35% V
REFOUT
to 100% V
REFOUT
In e n a re e e n c e m o d e
. RE FIN i s d ven b y RE FOU T ei her thr oug h a d ect shor or a r esi sti ve
d vi d er V
C OM
= V
D D
/ 2, V
RE F P
= V
D D
/ 2 + V
RE F N
/ 4, and V
RE F N
= V
D D
/ 2 - V
RE F N
/ 4.
0.7V to 2.3V
Buffered external reference mode
. An external 0.7V to 2.3V reference voltage is applied
to REFIN. V
COM
= V
DD
/ 2, V
REFP
= V
DD
/ 2 + V
REFIN
/ 4, and V
REFN
= V
DD
/ 2 - V
REFIN
/ 4.
Unbuffered external reference mode
. REFP, REFN, and COM are driven by external
reference sources. V
REF
is the difference between the externally applied V
REFP
and V
REFN
.
<0.5V
Table 1. Reference Modes
相關(guān)PDF資料
PDF描述
MAX1206ETL 40Msps, 12-Bit ADC
MAX1224CTC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs
MAX1225CTC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs
MAX1224 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs
MAX1224ETC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1209ETL 制造商:Maxim Integrated Products 功能描述:12-BIT, 80MSPS, 3.3V IF-SAMPLING ADC - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:
MAX1209ETL+ 制造商:Maxim Integrated Products 功能描述:ADC SGL PIPELINED 80MSPS 12-BIT PARALLEL 40TQFN - Rail/Tube
MAX1209ETL+T 制造商:Maxim Integrated Products 功能描述:ADC SGL PIPELINED 80MSPS 12-BIT PARALLEL 40TQFN - Tape and Reel
MAX1209ETL-T 制造商:Maxim Integrated Products 功能描述:12-BIT, 80MSPS, 3.3V IF SAMPLING ADC - Tape and Reel
MAX120C/D 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*