- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383312 > MAX1191 (Maxim Integrated Products, Inc.) Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1191 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | ADC |
| 英文描述： | Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC |
| 中文描述： | 超低功耗、7.5Msps、雙路、8位ADC |
| 文件頁數(shù)： | 17/27頁 |
| 文件大?。?/td> | 492K |
| 代理商： | MAX1191 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
M
Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC
______________________________________________________________________________________
17
provide lowest possible jitter. Any significant aperture
jitter would limit the SNR performance of the on-chip
ADCs as follows:
where f
IN
represents the analog input frequency and
t
AJ
is the time of the aperture jitter.
Clock jitter is especially critical for undersampling
applications. The clock input should always be consid-
ered as an analog input and routed away from any ana-
log input or other digital signal lines. The MAX1191
clock input operates with a V
DD
/2 voltage threshold
and accepts a 50% ±10% duty cycle (see
Typical
Operating Characteristics
).
System Timing Requirements
Figure 5 shows the relationship between the clock, ana-
log inputs, A/
B
indicator, and the resulting output data.
Channel A (CHA) and channel B (CHB) are simultane-
ously sampled on the rising edge of the clock signal
(CLK) and the resulting data is multiplexed at the out-
put. CHA data is updated on the rising edge and CHB
data is updated on the falling edge of the CLK. The A/
B
indicator follows CLK with a typical delay time of 6ns
and remains high when CHA data is updated and low
when CHB data is updated. Including the delay
through the output latch, the total clock-cycle latency is
5 clock cycles for CHA and 5.5 clock cycles for CHB.
Digital Output Data (D0–D7),
Channel Data Indicator (A/
B
)
D0
–
D7 and A/
B
are TTL/CMOS-logic compatible. The
digital output coding is offset binary (Table 2, Figure 6).
The capacitive load on the digital outputs D0
–
D7
should be kept as low as possible (<15pF) to avoid
large digital currents feeding back into the analog por-
tion of the MAX1191 and degrading its dynamic perfor-
mance. Buffers on the digital outputs isolate them from
SNR
f
t
IN
AJ
log
×
π
×
=
×
20
1
2
t
DOB
t
CL
t
CH
t
CLK
t
DOA
t
DA/B
5 CLOCK-CYCLE LATENCY (CHA), 5.5 CLOCK-CYCLE LATENCY (CHB)
A/B
CHB
D0
–
D7
D0B
CHA
D1A
CHB
D1B
CHA
D2A
CHB
D2B
CHA
D3A
CHB
D3B
CHA
D4A
CHB
D4B
CHA
D5A
CHB
D5B
CHA
D6A
CHB
D6B
CHA
CHB
CLK
Figure 5. System Timing Diagram
Figure 6. Transfer Function
INPUT VOLTAGE (LSB)
-1
-126 -125
256
V
REF
2 x V
REF
1LSB =
V
REF
= V
REFP
- V
REFN
V
REF
V
R
V
R
0
+1
-127
+126
+128
+127
-128
+125
(COM)
(COM)
O
0000 0000
0000 0001
0000 0010
0000 0011
1111 1111
1111 1110
1111 1101
0111 1111
1000 0000
1000 0001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1191ETI-T | Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC |
| MAX1198 | Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1198ECM | Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1200 | +5v sINGLE-sUPPLY, 1mSPS, 16-bIT sELF-cALIBRATING adc |
| MAX1200AEMH | +5v sINGLE-sUPPLY, 1mSPS, 16-bIT sELF-cALIBRATING adc |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1191ETI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1191ETI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 2Ch 7.5Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1191ETI+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 2Ch 7.5Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1191ETI-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1192ETI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。