- 您現在的位置：買賣IC網 > PDF目錄16982 > MAX11617DB+ (Maxim Integrated Products)KIT EVALUATION FOR MAX11617 PDF資料下載
參數資料
| 型號： | MAX11617DB+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION FOR MAX11617 |
| 標準包裝： | 100 |
| ADC 的數量： | 1 |
| 位數： | 12 |
| 采樣率（每秒）： | 94.4k |
| 數據接口： | I²C，串行 |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | MAX11617 |
| 已供物品： | 板 |
MAX11612–MAX11617
Low-Power, 4-/8-/12-Channel, I2C,
12-Bit ADCs in Ultra-Small Packages
16
Maxim Integrated
Data Byte (Read Cycle)
A read cycle must be initiated to obtain conversion
results. Read cycles begin with the bus master issuing
a START condition followed by seven address bits and
a read bit (R/W = 1). If the address byte is successfully
received, the MAX11612–MAX11617 (slave) issues an
acknowledge. The master then reads from the slave.
The result is transmitted in two bytes; first four bits of
the first byte are high, then MSB through LSB are con-
secutively clocked out. After the master has received
the byte(s), it can issue an acknowledge if it wants to
continue reading or a not-acknowledge if it no longer
wishes to read. If the MAX11612–MAX11617 receive a
not-acknowledge, they release SDA, allowing the master
to generate a STOP or a repeated START condition. See
the
Clock Modes and Scan Mode sections for detailed
information on how data is obtained and converted.
Clock Modes
The clock mode determines the conversion clock and
the data acquisition and conversion time. The clock
mode also affects the scan mode. The state of the set-
up byte’s CLK bit determines the clock mode (Table 1).
At power-up, the MAX11612–MAX11617 are defaulted
to internal clock mode (CLK = 0).
Internal Clock
When configured for internal clock mode (CLK = 0), the
MAX11612–MAX11617 use their internal oscillator as the
conversion clock. In internal clock mode, the MAX11612–
MAX11617 begin tracking the analog input after a valid
address on the eighth rising edge of the clock. On the
falling edge of the ninth clock, the analog signal is acquired
and the conversion begins. While converting the analog
input signal, the MAX11612–MAX11617 holds SCL low
(clock stretching). After the conversion completes, the
results are stored in internal memory. If the scan mode is set
for multiple conversions, they all happen in succession with
each additional result stored in memory. The MAX11612/
MAX11613 contain four 12-bit blocks of memory, the
MAX11614/MAX11615 contain eight 12-bit blocks of memo-
ry, and the MAX11616/MAX11617 contain twelve 12-bit
blocks of memory. Once all conversions are complete, the
MAX11612–MAX11617 release SCL, allowing it to be pulled
high. The master can now clock the results out of the mem-
ory in the same order the scan conversion has been done
at a clock rate of up to 1.7MHz. SCL is stretched for a maxi-
mum of 8.3s per channel (see Figure 10).
The device memory contains all of the conversion
results when the MAX11612–MAX11617 release SCL.
CS3
1
CS2
1
CS1
CS0
AIN0
AIN1
AIN2
AIN3
2
AIN4
AIN5
AIN6
AIN7
AIN8
AIN9
AIN10 AIN11
2
0000
+
-
0001
-
+
0010
+
-
0011
-
+
0100
+
-
0101
-
+
0110
+
-
0111
-
+
1000
+-
1001
-+
1010
+-
1011
-+
1100
RESERVED
1101
RESERVED
1110
RESERVED
1111
RESERVED
1For the MAX11612/MAX11613, CS3 and CS2 are internally set to 0. For the MAX11614/MAX11615, CS3 is internally set to 0.
2When SEL1 = 1, a differential read between AIN2 and AIN3/REF (MAX11612/MAX11613) or AIN10 and AIN11/REF
(MAX11616/MAX11617) returns the difference between GND and AIN2 or AIN10, respectively. For example, a differential read of 1011
returns the negative difference between AIN10 and GND. This does not apply to the MAX11614/MAX11615 as each provides separate
pins for AIN7 and REF. In differential scanning, the address increments by 2 until the limit set by CS3–CS1 has been reached.
Table 4. Channel Selection in Differential Mode (SGL/
DIF = 0)
相關PDF資料 |
PDF描述 |
|---|---|
| EMM08DTAH | CONN EDGECARD 16POS R/A .156 SLD |
| MAX11616DB+ | KIT EVALUATION FOR MAX11616 |
| ESM08DTAD | CONN EDGECARD 16POS R/A .156 SLD |
| EMM08DTAD | CONN EDGECARD 16POS R/A .156 SLD |
| HBC10DRAH | CONN EDGECARD 20POS R/A .100 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX11617DB+ | 功能描述:模數轉換器 - ADC Integrated Circuits (ICs) Data Acquisition - Analog to Digital Converters - IC ADC 12BIT 12CH LP 16QSOP RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11617EEE+ | 功能描述:模數轉換器 - ADC 12-Bit 12Ch 94.4ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11617EEE+T | 功能描述:模數轉換器 - ADC 12-Bit 12Ch 94.4ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11617EVKIT+ | 功能描述:數據轉換 IC 開發(fā)工具 MAX11617 Eval Kit RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11617EVSYS+ | 功能描述:數據轉換 IC 開發(fā)工具 MAX11617 Eval Kit RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。