- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9447 > MAX11358BETL+ (Maxim Integrated Products)IC DAS SYSTEM 16BIT 40-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX11358BETL+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 48/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS SYSTEM 16BIT 40-TQFN |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS） |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 477 |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-TQFN-EP（6x6） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MAX1358B
16-Bit, Data-Acquisition System with ADC, DACs,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
52
______________________________________________________________________________________
MSB
LSB
UP2MD3
UP2MD2
UP2MD1
UP2MD0
PUP2
SV2
ALH2
LL2
UPIO2_CTRL Register (Power-On State: 0000 1000)
MSB
LSB
UP1MD3
UP1MD2
UP1MD1
UP1MD0
PUP1
SV1
ALH1
LL1
UPIO1_CTRL Register (Power-On State: 0000 1000)
The UPIO2_CTRL register configures the UPIO2 pin
functionality.
UP2MD<3:0>: UPIO2-mode selection bits. These bits
configure the mode for the UPIO2 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP2: Pullup UPIO2 control bit. Set PUP2 = 1 to enable
a weak pullup resistor on the UPIO2 pin, and set PUP2
= 0 to disable it. The pullup resistor is connected to
either DVDD or CPOUT as programmed by the SV2 bit.
The pullup is enabled only when UPIO2 is configured as
an input. Open-drain behavior can be simulated at
UPIO2 by setting the mode to GPO with LL2 = 0 and by
changing the mode to GPI with PUP2 = 0, allowing
external high pullup. The power-on default is 1.
SV2: Supply-voltage UPIO2 selection bit. Set SV2 = 0
to select DVDD as the supply voltage for the UPIO2 pin,
and set SV2 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO2 pin. The power-on default is 0.
ALH2: Active logic-level assertion high UPIO2 bit. Set
ALH2 = 0 to define the input or output assertion level
for UPIO2 as low except when in GPI and GPO modes.
Set ALH2 = 1 to define the input or output assertion
level as high. For example, asserting ALH2 defines the
UPIO2 output signal as ALARM, while deasserting
ALH2 defines it as
ALARM. Similarly, asserting ALH2
defines the UPIO2 input signal as WU, while deassert-
ing ALH2 defines it as
WU. The power-on default is 0.
LL2: Logic-level UPIO2 bit. When UPIO2 is configured
as GPO, LL2 = 0 sets the output to a logic-low and LL2
= 1 sets the output to a logic-high. A read of LL2
returns the voltage level at the UPIO2 pin at the time of
the read, regardless of how it is programmed. The
power-on default is 0.
The UPIO1_CTRL register configures the UPIO1 pin
functionality.
UP1MD<3:0>: UPIO1-mode selection bits. These bits
configure the mode for the UPIO1 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP1: Pullup UPIO1 control bit. Set PUP1 = 1 to enable
a weak pullup resistor on the UPIO1 pin, and set PUP1
= 0 to disable it. The pullup resistor is connected to
either DVDD or CPOUT as programmed by the SV1 bit.
The pullup is enabled only when UPIO1 is configured as
an input. Open-drain behavior can be simulated at
UPIO1 by setting the mode to GPO with LL1 = 0 and by
changing the mode to GPI with PUP1 = 0, allowing
external high pullup. The power-on default is 1.
SV1: Supply-voltage UPIO1 selection bit. Set SV1 = 0
to select DVDD as the supply voltage for the UPIO1 pin,
and set SV1 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO1 pin. The power-on default is 0.
ALH1: Active logic-level assertion high UPIO1 bit. Set
ALH1 = 0 to define the input or output assertion level
for UPIO1 as low except when in GPI and GPO modes.
Set ALH1 = 1 to define the input or output assertion
level as high. For example, asserting ALH1 defines the
UPIO1 output signal as ALARM, while deasserting
ALH1 defines it as
ALARM. Similarly, asserting ALH1
defines the UPIO1 input signal as WU, while deassert-
ing ALH1 defines it as
WU. The power-on default is 0.
LL1: Logic-level UPIO1 bit. When UPIO1 is configured
as GPO, LL1 = 0 sets the output to a logic-low and LL1
= 1 sets the output to a logic-high. A read of LL1
returns the voltage level at the UPIO1 pin at the time of
the read, regardless of how it is programmed. The
power-on default is 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3451L12S-4P | CONN RCPT 1POS CBL MNT W/PINS |
| M83723/87R1415N | CONN PLUG 15POS STRAIGHT W/PINS |
| MS3456W20-4P | CONN PLUG 4POS STRAIGHT W/PINS |
| VE-B53-IU-F1 | CONVERTER MOD DC/DC 24V 200W |
| VI-BT3-MX-B1 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11358BETL+ | 功能描述:ADC / DAC多通道 Integrated Circuits (ICs) Analog to Digital Converters - Special Purpose - IC DAS SYSTEM 16BIT 40-TQFN RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX11358BETL+T | 功能描述:ADC / DAC多通道 Integrated Circuits (ICs) Analog to Digital Converters - Special Purpose - IC DAS SYSTEM 16BIT 40-TQFN RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX11359A | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit Data-Acquisition System with ADC, DAC, UPIOs, RTC, Voltage Monitors, and Temp Sensor |
| MAX11359A_12 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit Data-Acquisition System with ADC, DAC, UPIOs, RTC, Voltage Monitors, and Temp Sensor |
| MAX11359ACTL+ | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit Data-Acquisition System with ADC, DAC, UPIOs, RTC, Voltage Monitors, and Temp Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
