- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383308 > MAX1065BEUI (MAXIM INTEGRATED PRODUCTS INC) Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1065BEUI |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類(lèi)： | ADC |
| 英文描述： | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
| 中文描述： | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | 4.40 MM, TSSOP-28 |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大?。?/td> | 335K |
| 代理商： | MAX1065BEUI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Reading the Conversion Result
EOC
is provided to flag the microprocessor when a con-
version is complete. The falling edge of
EOC
signals
that the data is valid and ready to be output to the bus.
D0
–
D13 are the parallel outputs of the MAX1065/
MAX1066. These three-state outputs allow for direct
connection to a microcontroller I/O bus. The outputs
remain high-impedance during acquisition and conver-
sion. Data is loaded onto the bus with the third falling
edge of
CS
with R/
C
high after t
DO
ns. Bringing
CS
high
forces the output bus back to high-impedance. The
MAX1065/MAX1066 then waits for the next falling edge
of
CS
to start the next conversion cycle (Figure 2).
The MAX1065 loads the conversion result onto a 14-bit-
wide data bus while the MAX1066 has a byte-wide out-
put format. HBEN toggles the output between the
most/least significant byte. The least significant byte is
loaded onto the output bus when HBEN is low and the
most significant byte is on the bus when HBEN is high
(Figure 2).
RESET
Toggle RESET with
CS
high. The next falling edge of
CS
will begin acquisition. This reset is an alternative to
the dummy conversion explained in the
Starting a
Conversion
section.
Transfer Function
Figure 8 shows the MAX1065/MAX1066 output transfer
function. The output is coded in standard binary.
Input Buffer
Most applications require an input buffer amplifier to
achieve 14-bit accuracy. If the input signal is multiplexed,
the input channel should be switched immediately after
acquisition, rather than near the end of or after a conver-
sion. This allows more time for the input buffer amplifier to
respond to a large step-change in input signal. The input
amplifier must have a high enough slew rate to complete
the required output voltage change before the beginning
of the acquisition time. At the beginning of acquisition, the
internal sampling capacitor array connects to AIN (the
amplifier output) causing some output disturbance.
Ensure that the sampled voltage has settled to within the
required limits before the end of the acquisition time. If
the frequency of interest is low, AIN can be bypassed
with a large enough capacitor to charge the internal sam-
pling capacitor with very little ripple. However, for AC use,
AIN must be driven by a wideband buffer (at least
10MHz), which must be stable with the ADC
’
s capacitive
load (in parallel with any AIN bypass capacitor used) and
also settle quickly. An example of this circuit using the
MAX4434 is given in Figure 9.
M
Low-Power, 14-Bit Analog-to-Digital Converters
with Parallel Interface
______________________________________________________________________________________
11
5V
68k
100k
150k
0.22
μ
F
REFADJ
MAX1065
MAX1066
Figure 7. MAX1065/MAX1066 Reference Adjust Circuit
ANALOG
INPUT
10
40pF
AIN
MAX1065/
MAX1066
MAX4434
Figure 9. MAX1065/MAX1066 Fast Settling Input Buffer
OUTPUT CODE
FULL-SCALE
TRANSITION
11...111
11...110
11...101
1
2
3
0
FS
FS - 3/2LSB
FS = V
REF
1LSB = V
REF
INPUT VOLTAGE (LSB)
16384
00...011
00...010
00...001
00...000
Figure 8. MAX1065/MAX1066 Transfer Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1065CCUI | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
| MAX1065CEUI | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
| MAX1066ACUP | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
| MAX1066AEUP | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
| MAX1066BCUP | Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1065BEUI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power 14-Bit w/Parallel Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1065BEUI+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power 14-Bit w/Parallel Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1065BEUI-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1065CCUI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1065CEUI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。