參數(shù)資料
型號: MAX1048BETX+T
廠商: Maxim Integrated Products
文件頁數(shù): 24/39頁
文件大?。?/td> 0K
描述: IC ADC/DAC 10BIT 36-TQFN-EP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
類型: ADC,DAC
分辨率(位): 10 b
采樣率(每秒): 225k
數(shù)據(jù)接口: 串行
電壓電源: 模擬和數(shù)字
電源電壓: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 36-TQFN 裸露焊盤(6x6)
包裝: 帶卷 (TR)
MAX1040/MAX1042/MAX1046/MAX1048
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
30
______________________________________________________________________________________
Do not issue a second
CNVST signal before EOC goes
low; otherwise, the FIFO can be corrupted. Wait until all
conversions are complete before reading the FIFO. SPI
communications to the DAC and GPIO registers are per-
mitted during conversion. However, coupled noise may
result in degraded ADC signal-to-noise ratio (SNR).
Externally Timed Acquisitions and
Internally Timed Conversions with
CNVST
ADC Conversions in Clock Mode 01
In clock mode 01, conversions are requested one at a
time using
CNVST and performed automatically using
the internal oscillator. See Figure 7 for clock mode 01
timing after a command byte is issued.
Setting
CNVST low begins an acquisition, wakes up the
ADC, and places it in track mode. Hold
CNVST low for
at least 1.4s to complete the acquisition. If reference
mode 00 or 10 is selected, an additional 45s is
required for the internal reference to power up. If a tem-
perature measurement is being requested, reference
power-up and temperature measurement is internally
timed. In this case, hold
CNVST low for at least 40ns.
Set
CNVST high to begin a conversion. Sampling is
completed approximately 500ns after
CNVST goes
high. After the conversion is complete, the ADC shuts
down and pulls
EOC low. EOC stays low until CS or
CNVST is pulled low again. Wait until EOC goes low
before pulling
CS or CNVST low. The number of CNVST
signals must equal the number of conversions request-
ed by the scan and averaging registers to correctly
update the FIFO. Wait until all conversions are com-
plete before reading the FIFO. SPI communications to
the DAC and GPIO registers are permitted during con-
(UP TO 514 INTERNALLY CLOCKED ACQUISITIONS AND CONVERSIONS)
CS
DOUT
MSB1
tRDS
LSB1
MSB2
SCLK
CNVST
EOC
Figure 6. Clock Mode 00—After writing a command byte, set
CNVST low for at least 40ns to begin a conversion.
(CONVERSION 2)
tCSW
tDOV
(ACQUISITION 2)
(ACQUISITION 1)
(CONVERSION 1)
CS
DOUT
MSB1
LSB1
MSB2
SCLK
CNVST
EOC
Figure 7. Clock Mode 01—After writing a command byte, request multiple conversions by setting
CNVST low for each conversion.
相關(guān)PDF資料
PDF描述
MAX192BCWP+T IC ADC 10BIT SERIAL 20-SOIC
V300A5M300BG3 CONVERTER MOD DC/DC 5V 300W
LTC6900CS5#TRPBF IC OSC SILICON 20MHZ TSOT23-5
LTC6900CS5#TRM IC OSC SILICON 20MHZ TSOT23-5
CS5372A-ISZR IC MODULATOR LP/HP 2CH 24-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1049 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX104CHC 制造商:Maxim from Components Direct 功能描述:MAX104CHC ANALOG TO DIGITAL CONVERTERS (ADC) - Trays 制造商:Maxim 功能描述:Maxim Integrated Products MAX104CHC Analog to Digital Converters (ADC)
MAX104CHC-D 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1GSPS 8BIT PARALLEL 192PIN ESBGA - Trays
MAX104CHC-TD 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1GSPS 8BIT PARALLEL 192PIN ESBGA - Tape and Reel
MAX104EVKIT 制造商:Maxim Integrated Products 功能描述:KIT PKG - Bulk