參數(shù)資料
型號(hào): MAX1022BETX+T
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 8/44頁(yè)
文件大小: 0K
描述: IC ADC/DAC 10BIT W/FIFO 36-TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
類(lèi)型: ADC,DAC
分辨率(位): 10 b
采樣率(每秒): 225k
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 36-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 36-TQFN 裸露焊盤(pán)(6x6)
包裝: 帶卷 (TR)
MAX1020/MAX1022/MAX1057/MAX1058
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
16
______________________________________________________________________________________
Pin Description
MAX1020
MAX1022
MAX1057/
MAX1058
NAME
FUNCTION
1, 2
GPIOA0, GPIOA1
General-Purpose I/O A0, A1. GPIOA0, A1 can sink and source 15mA.
33
4
EOC
Active-Low End-of-Conversion Output. Data is valid after the falling edge
of
EOC.
4
7
DVDD
Digital Positive-Power Input. Bypass DVDD to DGND with a 0.1F
capacitor.
5
8
DGND
Digital Ground. Connect DGND to AGND.
6
9
DOUT
Serial-Data Output. Data is clocked out on the falling edge of the SCLK
clock in modes 00, 01, and 10. Data is clocked out on the rising edge of
the SCLK clock in mode 11. It is high impedance when
CS is high.
7
10
SCLK
Serial-Clock Input. Clocks data in and out of the serial interface. (Duty
cycle must be 40% to 60%.) See Table 5 for details on programming the
clock mode.
8
11
DIN
Serial-Data Input. DIN data is latched into the serial interface on the
falling edge of SCLK.
9–12,
16–19
9–12,
16–19
12–15,
22–25
OUT0–OUT7
DAC Outputs
13
18
AVDD
Positive Analog Power Input. Bypass AVDD to AGND with a 0.1F
capacitor.
14
19
AGND
Analog Ground
15, 23, 32,
33
2, 15, 24, 32
32
N.C.
No Connection. Not internally connected.
20
26
LDAC
Active-Low Load DAC.
LDAC is an asynchronous active-low input that
updates the DAC outputs. Drive
LDAC low to make the DAC registers
transparent.
21
27
CS
Active-Low Chip-Select Input. When
CS is low, the serial interface is
enabled. When
CS is high, DOUT is high impedance.
22
28
RES_SEL
Reset Select. Select DAC wake-up mode. Set RES_SEL low to wake up
the DAC outputs with a 100k
resistor to GND or set RES_SEL high to
wake up the DAC outputs with a 100k
resistor to VREF. Set RES_SEL
high to power up the DAC input register to FFFh. Set RES_SEL low to
power up the DAC input register to 000h.
24, 25
GPIOC0, GPIOC1
General-Purpose I/O C0, C1. GPIOC0, C1 can sink 4mA and source 2mA.
相關(guān)PDF資料
PDF描述
MS27505E17F6P CONN RCPT 6POS BOX MNT W/PINS
MAX186DCAP+T IC ADC 12BIT SERIAL 20-SSOP
MS27474T14B37SB CONN RCPT 37POS JAM NUT W/SCKT
MAX188CCAP+T IC ADC 12BIT SERIAL 20-SSOP
MAX192BEAP+T IC ADC 10BIT SERIAL 20-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1023 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX1023BETX 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX1026 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:10-Bit 300ksps ADCs with FIFO, Temp Sensor, Internal Reference
MAX1026_09 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:10-Bit 300ksps ADCs with FIFO, Temp Sensor, Internal Reference
MAX1026_11 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:10-Bit 300ksps ADCs with FIFO, Temp Sensor, Internal Reference