- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9964 > MAX1011CEG+T (Maxim Integrated Products)IC ADC 6BIT 90MSPS 24-QSOP PDF資料下載
參數(shù)資料
| 型號： | MAX1011CEG+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 6BIT 90MSPS 24-QSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 6 |
| 采樣率（每秒）： | 90M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 215mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-QSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，單極；2 個差分，單極 |
MAX1011
Low-Power, 90Msps, 6-Bit ADC
_______________________________________________________________________________________
3
AC ELECTRICAL CHARACTERISTICS
(VCC = +5V ±5%, VCCO = 3.3V ±300mV, TA = +25°C, unless otherwise noted.)
Note 1: Best-fit straight-line linearity method.
Note 2: A typical application will AC couple the analog input to the DC bias level present at the analog inputs (typically 2.35V).
However, it is also possible to DC couple the analog input (using differential or single-ended drive) within this common-
mode input range (Figures 4 and 5).
Note 3: PSRR is defined as the change in the mid-gain, full-scale range as a function of the variation in VCC supply voltage,
expressed in decibels.
Note 4: The current in the VCCO supply is a strong function of the capacitive loading on the digital outputs. To minimize supply tran-
sients and achieve optimal dynamic performance, reduce the capacitive-loading effects by keeping line lengths on the dig-
ital outputs to a minimum.
Note 5: Offset-correction compensation enabled, 0.22F at compensation inputs (Figures 2 and 3).
Note 6: tPD and tSKEW are measured from the 1.4V level of the output clock, to the 1.4V level of either the rising or falling edge of a
data bit. tDCLK is measured from the 50% level of the clock-overdrive signal on TNK+ to the 1.4V level of DCLK. The capac-
itive load on the outputs is 15pF.
GAIN = GND, open, VCC
GAIN = open (mid gain), fIN = 50MHz,
-1dB below full scale
GAIN = open (mid gain)
5.7
ENOBM
5.6
5.85
Effective Number of Bits
GAIN = open (mid gain)
GAIN = GND (low gain)
Guaranteed by design
CONDITIONS
MHz
55
BW
Analog Input -0.5dB Bandwidth
Msps
90
fMAX
Maximum Sample Rate
GAIN = VCC (high gain)
LSB
OFF
Input Offset (Note 5)
-0.5
0.5
dB
35.5
37
SINAD
Signal-to-Noise Plus Distortion
Ratio
Bits
5.85
ENOBL
5.8
ENOBH
(Note 6)
ns
1
tSKEW
Data Valid Skew
ns
3.0
tPD
Clock to Data Propagation
Delay
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
TNK+ to DCLK (Note 6)
ns
4.5
tDCLK
Input to DCLK Delay
Figure 8
ns
5.5
tAD
Aperture Delay
Figure 8
clock
cycle
1
PD
Pipeline Delay
TIMING CHARACTERISTICS (Data outputs: RL = 1M, CL = 15pF)
DYNAMIC PERFORMANCE (Gain = open, external 90MHz clock (Figure 7), VIN = 20MHz sine, amplitude -1dB below
full scale, unless otherwise noted.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-25H-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| VI-25H-IW-F4 | CONVERTER MOD DC/DC 52V 100W |
| VI-25H-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-25H-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
| VE-21F-MX-F3 | CONVERTER MOD DC/DC 72V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1011EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX101A | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:500Msps, 8-Bit ADC with Track/Hold |
| MAX101ACFR | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX101ACFR1 | 制造商:Maxim Integrated Products 功能描述:84 PINS CERFP PKG - Bulk |
| MAX101ACFR-W | 制造商:Maxim Integrated Products 功能描述:84 PINS CERFP PKG - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。