- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354597 > MACH210A-7VC (LATTICE SEMICONDUCTOR CORP) High-Density EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | MACH210A-7VC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Density EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 7.5 ns, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁數(shù)： | 1/47頁 |
| 文件大?。?/td> | 347K |
| 代理商： | MACH210A-7VC |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Publication# 14128
Rev. I
Amendment /0
Issue Date: May 1995
MACH210A-7/10/12
MACH210-12/15/20
MACH210AQ-12/15/20
High-Density EE CMOS Programmable Logic
FINAL
COM’L: -7/10/12/15/20, Q-12/15/20
IND: -12/14/18/24
DISTINCTIVE CHARACTERISTICS
44 Pins
64 Macrocells
7.5 ns tPD Commercial
12 ns tPD Industrial
133 MHz fCNT
38 Inputs; 210A Inputs have built-in pull-up
resistors
Peripheral Component Interconnect (PCI)
compliant
32 Outputs
64 Flip-flops; 2 clock choices
4 “PAL22V16” blocks with buried macrocells
Pin-compatible with MACH110, MACH111,
MACH211, and MACH215
GENERAL DESCRIPTION
The MACH210 is a member of the high-performance
EE CMOS MACH 2 device family. This device has
approximately six times the logic macrocell capability of
the popular PAL22V10 without loss of speed.
The MACH210 consists of four PAL blocks intercon-
nected by a programmable switch matrix. The four PAL
blocks are essentially “PAL22V16” structures complete
with product-term arrays and programmable macro-
cells, including additional buried macrocells. The switch
matrix connects the PAL blocks to each other and to all
input pins, providing a high degree of connectivity
between the fully-connected PAL blocks. This allows
designs to be placed and routed efficiently.
The MACH210 has two kinds of macrocell: output and
buried. The MACH210 output macrocell provides regis-
tered, latched, or combinatorial outputs with program-
mable polarity. If a registered configuration is chosen,
the register can be configured as D-type or T-type to
help reduce the number of product terms. The register
type decision can be made by the designer or by the
software. All output macrocells can be connected to an
I/O cell. If a buried macrocell is desired, the internal
feedback path from the macrocell can be used, which
frees up the I/O pin for use as an input.
The MACH210 has dedicated buried macrocells which,
in addition to the capabilities of the output macrocell,
also provide input registers or latches for use in
synchronizing signals and reducing setup time require-
ments.
Lattice Semiconductor
相關PDF資料 |
PDF描述 |
|---|---|
| MACH111-18JI | INDUSTRIAL TO RJ45 CAT5E PATCH CORD 15FT |
| MACH111SP-18JI | INDUSTRIAL TO RJ45 CAT5E PATCH CORD 20FT |
| MACH131SP-18YI | RJ45-DB9F(DTE) |
| MACH111SP-10JC | High-Performance EE CMOS Programmable Logic |
| MACH111SP-10JI | High-Performance EE CMOS Programmable Logic |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MACH210AQ-12 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210AQ-12JC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210AQ-15 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210AQ-15JC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210AQ-20 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復。