- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370986 > M62320P (Mitsubishi Electric Corporation) 8-BIT I/O EXPANDER for I2C BUS PDF資料下載
參數(shù)資料
| 型號： | M62320P |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 8-BIT I/O EXPANDER for I2C BUS |
| 中文描述： | 8位I / O擴展I2C總線 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 66K |
| 代理商： | M62320P |
MITSUBISHI < STD. LINEAR ICs >
M62320P,FP
8-BIT I/O EXPANDER for I
C BUS
2/20,1998(rev) ( / 9 )
MITSUBISHI ELECTRIC
2
FUNCTIONAL DESCRIPTION
In a case of a data conversion from parallel to serial.
Transmission from a master (MCU etc.)
Transmission from a slave (M62320)
All I/O setting resistors are set to low (input) in the write mode, before a parallel data is read. (All I/O
setting resistors are set to the input mode after power-on.)
In a case of a data conversion from serial to parallel.
Transmission from a master (MCU etc.)
Transmission from a slave (M62320)
D0 to D7
output
SCL
SDA
0
1
1
1 A2 A1 A0 0
A
P7 P6 P5 P4 P3 P2 P1 P0 A
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
Hi-Z
start
condition
slave address
I/O setting byte
SCL
SDA
0
1
1
1 A2 A1 A0 1
A
D
4
7D
4
6D
4
5D
4
4 D
4
3D
4
2D
4
1D
4
0 A
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
D
3
7D
3
6D
3
5D
3
4D
3
3D
3
2D
3
1D
3
0 A
DATA
DATA
Hi-Z
D
1
7D
1
6D
1
5D
1
4D
1
3D
1
2D
1
1D
1
0 A
DATA
D0 to D7
Input
(example)
D
1
X
D
4
X
D
2
X
D
3
X
slave address
start
condition
stop condition
data latch
data latch
data latch
D0
to
D7
D
1
X
D
2
X
SCL
SDA
0
1
1
1
A2 A1 A0 0
A
P7 P6 P5 P4 P3 P2 P1 P0 A D
1
7D
1
6D
1
5D
1
4D
1
3D
1
2D
1
1 D
1
0 A D
2
7D
2
6D
2
5D
2
4D
2
3D
2
2D
2
1D
2
0 A
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
DATA
DATA
Hi-Z
starting
conditionslave address
I/O setting byte
stop condition
Data output
Data output
D0 to D7
Output
7
All parallel data I/O terminals are set to the input-state after power-on. In case any terminals need to be set to
the output state, the corresponding terminals should be set during the write mode. This setting is hold until a
next setting.
In the write mode, 8 bits data can be transmitted from the I
C BUS interface to the parallel ports continually after
the slave address and I/O setting.
In the read mode, 8 bits data can be transmitted from the parallel ports to the I
C BUS interface continually after
the slave address setting.
In the case of a changing between the write- and read-mode, the data must be transmitted again from the
starting condition.
2
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M62332FP | 8-BIT 2CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
| M62332P | 8-BIT 2CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
| M62337FP | 8-BIT 2CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
| M62337P | 8-BIT 2CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
| M62333FP | 8-BIT 3CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M62332FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-bit 2ch I2C BUS D/A Converter with Buffer Amplifiers |
| M62332FP(#TF5J) | 制造商:Renesas Electronics Corporation 功能描述: |
| M62332P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT 2CH I2C BUS D-A CONVERTER WITH BUFFER AMPLIFIERS |
| M62332P_08 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-bit 2ch I2C BUS D/A Converter with Buffer Amplifiers |
| M62333FP | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。