鈼� Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase) C" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� M5LV-512/256-15SAI
寤犲晢锛� Lattice Semiconductor Corporation
鏂囦欢闋佹暩(sh霉)锛� 40/42闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CPLD 512MC 256I/O 352SBGA
妯欐簴鍖呰锛� 24
绯诲垪锛� MACH® 5
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏у彲绶ㄧ▼
鏈€澶у欢閬叉檪闁� tpd(1)锛� 15.0ns
闆诲闆绘簮 - 鍏ч儴锛� 3 V ~ 3.6 V
瀹忓柈鍏冩暩(sh霉)锛� 512
杓稿叆/杓稿嚭鏁�(sh霉)锛� 256
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 352-LBGA
渚涙噳鍟嗚ō鍌欏皝瑁濓細 352-SBGA锛�35x35锛�
鍖呰锛� 鎵樼洡
MACH 5 Family
7
鈼� Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)
Clock Line 2 Options
鈼� Global clock (0, 1, 2, or 3) with clock enable
Clock Line 3 Options
鈼� Complement of clock line 2 (same clock enable)
鈼� Product-term clock (if clock line 2 does not use clock enable
The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL
block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be
configured for product term set/reset and two of the three lines can be configured as sum term set/reset and
one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are
generated in the control generator, whether that signal sets or resets a flip-flop is determined within the
individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used
as a latch enable for macrocells configured as latches.
0
1
2
3
0
1
2
3
0
1
2
3
CLKIN
Clock Enable
N (0)
N (1)
OUT
MUX 2TO1
/CLK
F0
/CLK
CLK
CLKEN1
BIPHASE
CLKEN2
OUT
CLK0
CLK1
CLK2
CLK3
CLKIN
Clock Enable
MUX 2TO1
/CLK2
PTCLK
F0
Block
Clocks
0鈥�3
PT (0:3)
PINCLK (0:3)
PT0
PT1
PT2
PT3
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U1
F0
F1
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U2
F0
F1
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U3
F0
F1
MUX
2TO1
MUX 2TO1
F0
20446G-004
Figure 4. Clock Generator
SET2/RST2/LE
Block
Sets/Reset
0鈥�2, LE
PT (0:2)
PT0
PT1
PT2
SET1/RST1
SET0/RST0
MUX 2TO1
OUT
F0
PT1
/PT1(ST)
MUX 2TO1
OUT
F0
PT2
/PT2
20446G-005
Figure 5. Set/Reset Generator
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
鐩搁棞PDF璩囨枡
PDF鎻忚堪
PQ1LA153MSPQ IC REG LDO 1.5V .3A SOT-89
MIC5255-3.3BML TR IC REG LDO 3.3V .15A 6-MLF
PQ010GN01ZZH IC REG LDO 1V 1A SC-63
PQ1KA903MZPH IC REG LDO 9V .3A SOT-23L
KA5M0365RYDTU IC SWIT PWM CM OVP UVLO HV TO220
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
M5M 鍔熻兘鎻忚堪:XLR 閫f帴鍣� 5P ADAPT RECEPTACLE RoHS:鍚� 鍒堕€犲晢:Neutrik 妯欐簴:Standard XLR 鐢�(ch菐n)鍝侀鍨�:Connectors 鍨嬪紡:Female 浣嶇疆/瑙搁粸鏁�(sh霉)閲�:3 绔帴椤炲瀷:Solder 瀹夎棰ㄦ牸:Cable 鏂瑰悜:Vertical
M-5M 鍒堕€犲晢:SMC 鍔熻兘鎻忚堪:Fitting manifold 9 port Rc1/8 to M5
M5M1 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:MEDIUM CURRENT SILICON RECTIFIERS
M5M27C102J15 鍒堕€犲晢:MITSUBISHI 鍔熻兘鎻忚堪:*
M5M27C102JK-15 鍒堕€犲晢:Mitsubishi Electric 鍔熻兘鎻忚堪: