- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25618 > M54HC273K (STMICROELECTRONICS) HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20 PDF資料下載
參數(shù)資料
| 型號： | M54HC273K |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 鎖存器 |
| 英文描述： | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20 |
| 封裝： | CERAMIC, DFP-20 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 181K |
| 代理商： | M54HC273K |
M54HC273
5/10
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr =tf =6ns)
CAPACITIVE CHARACTERISTICS
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) =CPD xVCC xfIN +ICC/8 (per FLIP
FLOP), and the total CPD when n pcs of FLIP FLOP operate can be gained by the following equations: CPD (total) = 32 + 11 x n
Symbol
Parameter
Test Conditions
Value
Unit
VCC
(V)
TA = 25°C
-40 to 85°C
-55 to 125°C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
tTLH tTHL Output Transition
Time
2.0
25
75
95
110
ns
4.5
7
15
19
22
6.0
6
13
16
19
tPLH tPHL Propagation Delay
Time
(CLOCK - Q)
2.0
54
145
180
220
ns
4.5
18
29
36
44
6.0
15
25
31
37
tPHL
Propagation Delay
Time
(CLEAR -Q)
2.0
60
160
200
240
ns
4.5
20
32
40
48
6.0
17
27
34
41
fMAX
Maximum Clock
Frequency
2.0
6
18
4.8
4
MHz
4.5
30
562420
6.0
35
662824
tW(H)
tW(L)
Minimum Pulse
Width (CLOCK)
2.0
28
75
95
110
ns
4.5
7
15
19
22
6.0
6
13
16
19
tW(L)
Minimum Pulse
Width (CLEAR)
2.0
28
75
95
110
ns
4.5
7
15
19
22
6.0
6
13
16
19
ts
Minimum Set-up
Time
2.0
20
75
95
110
ns
4.5
4
15
19
22
6.0
3
13
16
19
th
Minimum Hold
Time
2.0
0
ns
4.5
0
6.0
0
tREM
Minimum Removal
Time (CLEAR)
2.0
16
50
65
75
ns
4.5
4
10
13
15
6.0
3
9
11
13
Symbol
Parameter
Test Condition
Value
Unit
VCC
(V)
TA = 25°C
-40 to 85°C
-55 to 125°C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
CIN
Input Capacitance
5.0
5
10
pF
CPD
Power Dissipation
Capacitance
(note 1)
5.0
43
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M54HC30D1 | HC/UH SERIES, 8-INPUT NAND GATE, CDIP14 |
| M54HC4022F1R | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP RING COUNTER, CDIP16 |
| M54HC73D | HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 |
| M54HC74K1 | HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| M54HC75K1 | HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDFP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M54HC273K1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD OCTAL D TYPE FLIP FLOP WITH CLEAR |
| M54HC279 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD S - R LATCH |
| M54HC279F1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD S - R LATCH |
| M54HC27D | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD TRIPLE 3-INPUT NOR GATE |
| M54HC27D1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD TRIPLE 3-INPUT NOR GATE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。