參數(shù)資料
型號(hào)： M50FW080NB5TG
廠商： 意法半導(dǎo)體
英文描述： 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
中文描述： 8兆1兆× 8，統(tǒng)一座3V電源閃存固件集線器
文件頁(yè)數(shù)： 10/47頁(yè)
文件大?。?/td> 765K
代理商： M50FW080NB5TG
M50FW080
18/47
Table 9. Commands
Note: X Don’t Care, PA Program Address, PD Program Data, A1,2,3,4 Consecutive Addresses, BA Any address in the Block.
Read Memory Array. After a Read Memory Array command, read the memory as normal until another command is issued.
Read Status Register. After a Read Status Register command, read the Status Register as normal until another command is issued.
Read Electronic Signature. After a Read Electronic Signature command, read Manufacturer Code, Device Code until another com-
mand is issued.
Block Erase, Program. After these commands read the Status Register until the command completes and another command is is-
sued.
Quadruple Byte Program. This command is only valid in A/A Mux mode. Addresses A1, A2, A3 and A4 must be consecutive addresses
differing only for address bit A0 and A10. After this command read the Status Register until the command completes and another com-
mand is issued.
Chip Erase. This command is only valid in A/A Mux mode. After this command read the Status Register until the command completes
and another command is issued.
Clear Status Register. After the Clear Status Register command bits 1, 3, 4 and 5 in the Status Register are reset to ‘0’.
Program/Erase Suspend. After the Program/Erase Suspend command has been accepted, issue Read Memory Array, Read Status
Register, Program (during Erase suspend) and Program/Erase resume commands.
Program/Erase Resume. After the Program/Erase Resume command the suspended Program/Erase operation resumes, read the
Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.
Invalid/Reserved. Do not use Invalid or Reserved commands.
Command
Cy
c
les
Bus Write Operations
1st
2nd
3rd
4th
5th
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read Memory Array
1
X
FFh
Read Status Register
1
X
70h
Read Electronic Signature
1X
90h
1X
98h
Program
2X
40h
PA
PD
2X
10h
PA
PD
Quadruple Byte Program
5
X
30h
A1
PD
A2
PD
A3
PD
A4
PD
Chip Erase
2
X
80h
X
10h
Block Erase
2
X
20h
BA
D0h
Clear Status Register
1
X
50h
Program/Erase Suspend
1
X
B0h
Program/Erase Resume
1
X
D0h
Invalid/Reserved
1X
00h
1X
01h
1X
60h
1X
2Fh
1X
C0h
相關(guān)PDF資料
PDF描述
M524-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
M504-020.0M TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT
M504-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
M614-020.0M TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT
M604-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M50FW080NB5TP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
M50G1041 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors
M50G1041-F 制造商:CDE 制造商全稱:Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors
M50G104J1 功能描述:CAP CER 0.1UF 100V 5% RADIAL RoHS:否 類別:電容器 >> 陶瓷 系列:M50 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝，MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動(dòng) 額定值:AEC-Q200 封裝/外殼:0805（2012 公制） 尺寸/尺寸:0.079" L x 0.047" W（2.00mm x 1.20mm） 高度 - 座高（最大）:- 厚度（最大）:- 引線間隔:- 特點(diǎn):- 包裝:帶卷 (TR) 引線型:-
M50G1241 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*