<small id="3vou3"><noframes id="3vou3">
<ins id="3vou3"><sup id="3vou3"><ins id="3vou3"></ins></sup></ins>
  • <ins id="3vou3"><ul id="3vou3"><small id="3vou3"></small></ul></ins>
    <ins id="3vou3"><sub id="3vou3"></sub></ins>
  • <ins id="3vou3"><sup id="3vou3"><dd id="3vou3"></dd></sup></ins>
    參數(shù)資料
    型號: M4A3-384/192-12SAI
    廠商: Lattice Semiconductor Corporation
    文件頁數(shù): 62/62頁
    文件大小: 0K
    描述: IC CPLD ISP 4A 384MC 256SBGA
    標(biāo)準(zhǔn)包裝: 40
    系列: ispMACH® 4A
    可編程類型: 系統(tǒng)內(nèi)可編程
    最大延遲時間 tpd(1): 12.0ns
    電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
    宏單元數(shù): 384
    輸入/輸出數(shù): 192
    工作溫度: -40°C ~ 85°C
    安裝類型: 表面貼裝
    封裝/外殼: 256-LBGA
    供應(yīng)商設(shè)備封裝: 256-SBGA(27x27)
    包裝: 托盤
    ispMACH 4A Family
    9
    Note that the configuration of the logic allocator has absolutely no impact on the speed of the signal. All
    configurations have the same delay. This means that designers do not have to decide between optimizing
    resources or speed; both can be optimized.
    If not used in the cluster, the extra product term can act in conjunction with the basic cluster to provide
    XOR logic for such functions as data comparison, or it can work with the D-,T-type flip-flop to provide
    for J-K, and S-R register operation. In addition, if the basic cluster is routed to another macrocell, the extra
    product term is still available for logic. In this case, the first XOR input will be a logic 0. This circuit has the
    flexibility to route product terms elsewhere without giving up the use of the macrocell.
    Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the ends of
    the block have fewer product terms available.
    0
    17466G-007
    Figure 3. Logic Allocator Congurations: Synchronous Mode
    a. Basic cluster with XOR
    b. Extended cluster, active high
    c. Extended cluster, active low
    d. Basic cluster routed away;
    single-product-term, active high
    e. Extended cluster routed away
    0
    17466G-008
    Figure 4. Logic Allocator Congurations: Asynchronous Mode
    b. Extended cluster, active high
    c. Extended cluster, active low
    e. Extended cluster routed away
    d. Basic cluster routed away;
    single-product-term, active high
    a. Basic cluster with XOR
    相關(guān)PDF資料
    PDF描述
    RGM43DTKS CONN EDGECARD 86POS DIP .156 SLD
    ECC05DJXN CONN EDGECARD 10PS .100 PRESSFIT
    M4A3-384/192-12FANI IC CPLD ISP 4A 384MC 256FPBGA
    ACM28DTBN CONN EDGECARD 56POS R/A .156 SLD
    VI-24T-CY-F2 CONVERTER MOD DC/DC 6.5V 50W
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M4A3-512/160-10YC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    M4A3-512/160-10YI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    M4A3-512/160-12YC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    M4A3-512/160-12YI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    M4A3-512/160-14YI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100