參數(shù)資料
型號(hào): M41T65Q6F
廠商: STMICROELECTRONICS
元件分類: 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取
英文描述: 1 TIMER(S), REAL TIME CLOCK, QCC16
封裝: 3 X 3 MM, LEAD FREE, QFN-16
文件頁數(shù): 5/40頁
文件大?。?/td> 707K
代理商: M41T65Q6F
M41T62/63/64/65
Operation
Doc ID 10397 Rev 12
2.1.4
Data valid
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line may be
changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition a device that gives out a message is called “transmitter,” the receiving device
that gets the message is called “receiver.” The device that controls the message is called
“master.” The devices that are controlled by the master are called “slaves.”
2.1.5
Acknowledge
Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low
level put on the bus by the receiver whereas the master generates an extra acknowledge
related clock pulse. A slave receiver which is addressed is obliged to generate an
acknowledge after the reception of each byte that has been clocked out of the slave
transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable Low during the high period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case the transmitter must leave the data line high to enable the master to generate the
STOP condition.
Figure 14. Serial bus data transfer sequence
AI00587
DATA
CLOCK
DATA LINE
STABLE
DATA VALID
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
相關(guān)PDF資料
PDF描述
M41T64Q6F 1 TIMER(S), REAL TIME CLOCK, QCC16
M41T66Q6F REAL TIME CLOCK, QCC16
M41T81M6F 1 TIMER(S), REAL TIME CLOCK, PDSO8
M41T81MY6TR 1 TIMER(S), REAL TIME CLOCK, PDSO18
M41T81MX6 1 TIMER(S), REAL TIME CLOCK, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M41T65Q6F-CUT TAPE 制造商:ST 功能描述:M41T65 Series 1.3 to 4.4 V Serial I2C Real Time Clock Surface Mount - QFN-16
M41T66 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial access real-time clock with alarms
M41T66_11 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with alarms
M41T66Q6F 功能描述:實(shí)時(shí)時(shí)鐘 real-time clock with alarms RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
M41T80 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SERIAL ACCESS RTC WITH ALARMS