- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180214 > M4-256/128-12AI (LATTICE SEMICONDUCTOR CORP) High Performance E 2 CMOS In-System Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | M4-256/128-12AI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High Performance E 2 CMOS In-System Programmable Logic |
| 中文描述： | EE PLD, 12 ns, PBGA256 |
| 封裝： | BGA-256 |
| 文件頁數(shù)： | 11/46頁 |
| 文件大?。?/td> | 773K |
| 代理商： | M4-256/128-12AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
MACH 4 Family
19
MACH 4 TIMING MODEL
The primary focus of the MACH 4 timing model is to accurately represent the timing in a MACH
4 device, and at the same time, be easy to understand. This model accurately describes all
combinatorial and registered paths through the device, making a distinction between internal
feedback and external feedback. A signal uses internal feedback when it is fed back into the
switch matrix or block without having to go through the output buffer. The input register
specications are also reported as internal feedback. When a signal is fed back into the switch
matrix after having gone through the output buffer, it is using external feedback.
The parameter, tBUF, is dened as the time it takes to go from feedback through the output buffer
to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter
designator is followed by an “i”. By adding tBUF to this internal parameter, the external parameter
is derived. For example, tPD = tPDi + tBUF. A diagram representing the modularized MACH 4
timing model is shown in Figure 15. Refer to the Technical Note entitled MACH 4 Timing and
High Speed Design for a more detailed discussion about the timing parameters.
SPEEDLOCKING FOR GUARANTEED FIXED TIMING
The MACH 4 architecture allows allocation of up to 20 product terms to an individual macrocell
with the assistance of an XOR gate without incurring additional timing delays.
The design of the switch matrix and PAL blocks guarantee a xed pin-to-pin delay that is
independent of the logic required by the design. Other competitive CPLDs incur serious timing
delays as product terms expand beyond their typical 4 or 5 product term limits. Speed and
SpeedLocking combine to give designs easy access to the performance required in today’s
designs.
(External Feedback)
(Internal Feedback)
INPUT REG/
INPUT LATCH
tSIRS
tHIRS
tSIL
tHIL
tSIRZ
tHIRZ
tSILZ
tHILZ
tPDILi
tICOSi
tIGOSi
tPDILZi
Q
tSS(T)
tSA(T)
tH(S/A)
tS(S/A)L
tH(S/A)L
tSRR
tPDi
tPDLi
tCO(S/A)i
tGO(S/A)i
tSRi
COMB/DFF/TFF/
LATCH/SR*/JK*
S/R
IN
BLK CLK
OUT
tPL
tBUF
tEA
tER
tSLW
Q
Central
Switch
Matrix
*emulated
17466G-025
Figure 15. MACH 4 Timing Model
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M4-256/128-15AC | High Performance E 2 CMOS In-System Programmable Logic |
| M4-256/128-18AI | High Performance E 2 CMOS In-System Programmable Logic |
| M4-256/128-7AC | High Performance E 2 CMOS In-System Programmable Logic |
| M40-3011646R | 16 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| M40-3011746R | 17 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M4256-WHITE-1000 | 制造商:Alpha Wire 功能描述: |
| M4258 WH001 | 功能描述:同軸電纜 30AWG 1C SHIELD 1000ft SPOOL WHT RoHS:否 制造商:Murata RG 類型: 阻抗:50 Ohms 線規(guī) - 美國(guó)線規(guī)（AWG）: 導(dǎo)體材料: 絞合: 長(zhǎng)度:300 mm 外殼材料: 外徑: 屏蔽: |
| M4258 WH002 | 功能描述:同軸電纜 30AWG 1C SHIELD 500ft SPOOL WHT RoHS:否 制造商:Murata RG 類型: 阻抗:50 Ohms 線規(guī) - 美國(guó)線規(guī)（AWG）: 導(dǎo)體材料: 絞合: 長(zhǎng)度:300 mm 外殼材料: 外徑: 屏蔽: |
| M4258 WH005 | 功能描述:同軸電纜 30AWG 1C SHIELD 100ft SPOOL WHT RoHS:否 制造商:Murata RG 類型: 阻抗:50 Ohms 線規(guī) - 美國(guó)線規(guī)（AWG）: 導(dǎo)體材料: 絞合: 長(zhǎng)度:300 mm 外殼材料: 外徑: 屏蔽: |
| M4258-WH001 | 制造商:Alpha Wire 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。