- 您現在的位置：買賣IC網 > PDF目錄180212 > M4-128N/64-7JC (LATTICE SEMICONDUCTOR CORP) High Performance E 2 CMOS In-System Programmable Logic PDF資料下載
參數資料
| 型號： | M4-128N/64-7JC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High Performance E 2 CMOS In-System Programmable Logic |
| 中文描述： | EE PLD, 7.5 ns, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數： | 8/46頁 |
| 文件大?。?/td> | 754K |
| 代理商： | M4-128N/64-7JC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
16
MACH 4 Family
I/O Cell
path, and ip-op (except MACH 4 devices with 1:1 macrocell-I/O cell ratio.) An individual
output enable product term is provided for each I/O cell. The feedback signal drives the input
switch matrix.
The I/O cell (Figure 10) contains a ip-op, which provides the capability for storing the input
in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and
registered versions of the input are sent to the input switch matrix. This allows for such functions
as “time-domain-multiplexed” data comparison, where the rst data value is stored, and then the
second data value is put on the I/O pin and compared with the previous stored value.
Note that the ip-op used in the MACH 4 I/O cell is independent of the ip-ops in the
macrocells. It powers up to a logic low.
Zero-Hold-Time Input Register
The MACH 4 devices have a zero-hold-time (ZHT) fuse which controls the time delay associated
with loading data into all I/O cell registers and latches. When programmed, the ZHT fuse
increases the data path setup delays to input storage elements, matching equivalent delays in
the clock path. When the fuse is erased, the setup time to the input storage element is minimized.
This feature facilitates doing worst-case designs for which data is loaded from sources which
have low (or zero) minimum output propagation delays from clock edges.
Input Switch Matrix
matrix. Without the input switch matrix, each input and feedback signal has only one way to
enter the central switch matrix. The input switch matrix provides additional ways for these
signals to enter the central switch matrix.
D/L
Q
Block CLK3
Block CLK2
Block CLK1
Block CLK0
To
Input
Switch
Matrix
Individual
Output Enable
Product Term
From Output
Switch Matrix
17466G-017
17466G-018
Figure 10. I/O Cell for MACH 4 Devices with 2:1
Macrocell-I/O Cell Ratio
Figure 11. I/O Cell for MACH 4 Devices with 1:1
Macrocell-I/O Cell Ratio
To
Input
Switch
Matrix
Individual
Output Enable
Product Term
From Output
Switch Matrix
Power-up reset
相關PDF資料 |
PDF描述 |
|---|---|
| M4-192/96-12VC | High Performance E 2 CMOS In-System Programmable Logic |
| M4-192/96-12VI | High Performance E 2 CMOS In-System Programmable Logic |
| M4-32/32-12VI48 | High Performance E 2 CMOS In-System Programmable Logic |
| M4-32/32-15JC | High Performance E 2 CMOS In-System Programmable Logic |
| M4-32/32-15VC | High Performance E 2 CMOS In-System Programmable Logic |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M4-12R/SK | 功能描述:端子 G-01-207K 16-500S-W 88541 RoHS:否 制造商:AVX 產品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| M413226 NC001 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 22AWG NO CLR 1000' |
| M413226 NC002 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 22AWG NO CLR 500' |
| M413226 NC005 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 22AWG NO CLR 100' |
| M413226-NO-COLOR-100 | 制造商:Alpha Wire 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。