參數(shù)資料
型號: M393B5773CH0-CK0
元件分類: DRAM
英文描述: 256M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240
封裝: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240
文件頁數(shù): 4/58頁
文件大?。?/td> 1982K
代理商: M393B5773CH0-CK0
datasheet
DDR3 SDRAM
Rev. 1.0
Registered DIMM
- 12 -
10.2 4GB,512Mx72 Module (Populated as 2 ranks of x8 DDR3 SDRAMs)
A0
Thermal sensor with SPD
A1 A2
SA0 SA1 SA2
SCL
SDA
DQS8
DM8/DQS17
DQS17
CB[7:0]
DQS
TDQS
DQ[7:0]
D8
CS RA
S
CA
S
WE CK
CK CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
RS
0A
RRA
S
A
RCA
S
A
RW
E
A
PC
K0
A
PC
K0
A
R
C
KE0
A
RODT0
A
A[N
:0]A
/BA
[N:0]
A
Vtt
VSS
VDD
D0 - D17
VREFCA
VDDSPD
Serial PD
EVENT
VTT
VREFDQ
D0 - D17
NOTE :
1. DQ-to-I/O wiring may be changed within a byte.
2. Unless otherwise noted, resistor values are 15
Ω ± 5%.
3. RS0 and RS1 alternate between the back and front sides of the
DIMM.
4. ZQ resistors are 240
Ω ± 1% . For all other resistor values refer to the
appropriate wiring diagram.
5. See the wiring diagrams for all resistors associated with the command,
address and control bus.
DQS
TDQS
DQ[7:0]
D17
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
RS
1A
PC
K1
A
PC
K1
A
R
C
KE1
A
RODT1
A
DQS3
DM3/DQS12
DQS12
DQ[31:24]
DQS
TDQS
DQ[7:0]
D3
CS RAS CAS WE CK
CK CKE
OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS
TDQS
DQ[7:0]
D12
CS RAS CAS WE CK
CK
CKE OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS2
DM2/DQS11
DQS11
DQ[23:16]
DQS
TDQS
DQ[7:0]
D2
CS RA
S
CA
S
WE CK
CK CK
E
ODT
A[
N:
0]/
BA[N
:0
]
ZQ
DQS
TDQS
DQ[7:0]
D11
CS RA
S
CA
S
WE CK
CK
E
ODT
A[
N:
0]/
BA[N
:0
]
ZQ
DQS1
DM1/DQS10
DQS10
DQ[15:8]
DQS
TDQS
DQ[7:0]
D1
CS RA
S
CA
S
WE CK
CK CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
DQS
TDQS
DQ[7:0]
D10
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
DQS0
DM0/DQS9
DQS9
DQ[7:0]
DQS
TDQS
DQ[7:0]
D0
CS RAS CAS WE CK
CK CKE
OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS
TDQS
DQ[7:0]
D9
CS RAS CAS WE CK
CK
CKE OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS4
DM4/DQS13
DQS13
DQ[39:32]
DQS
TDQS
DQ[7:0]
D4
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
RS
0B
RRA
S
B
RCA
S
B
RW
E
B
PC
K0
B
PC
K0
B
R
C
KE0
B
RODT0
B
A[N
:0]B
/BA
[N:0]
B
Vtt
DQS
TDQS
DQ[7:0]
D13
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
RS
1B
PC
K1
B
PC
K1
B
R
C
KE1
B
RODT1
B
DQS5
DM5/DQS14
DQS14
DQ[47:40]
DQS
TDQS
DQ[7:0]
D5
CS RAS CAS WE CK
CK
CKE OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS
TDQS
DQ[7:0]
D14
CS RAS CAS WE CK
CK
CKE OD
T
A[
N:
0
]/B
A[
N:
0
]
ZQ
DQS6
DM6/DQS15
DQS15
DQ[55:48]
DQS
TDQS
DQ[7:0]
D6
CS RA
S
CA
S
WE CK
CK
E
ODT
A[
N:
0]/
BA[N
:0
]
ZQ
DQS
TDQS
DQ[7:0]
D15
CS RA
S
CA
S
WE CK
CK
E
ODT
A[
N:
0]/
BA[N
:0
]
ZQ
DQS7
DM7/DQS16
DQS16
DQ[63:56]
DQS
TDQS
DQ[7:0]
D7
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
DQS
TDQS
DQ[7:0]
D16
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
1:2
R
E
G
I
S
T
E
R
S1*
BA[N:0]
A[N:0]
RAS
CAS
WE
CKE0
RESET**
PST** : SDRAMs D[8:0]
RS1B-> CS1 : SDRAMs D[16:13]
RBA[N:0]A -> BA[N:0] : SDRAMs D[3:0], D[12:8], D17
RA[N:0]A -> A[N:0] : SDRAMs D[3:0], D[12:8], D17
RRASA -> RAS : SDRAMs D[3:0], D[12:8], D17
RCASA -> CAS : SDRAMs D[3:0], D[12:8], D17
RCKE0A -> CKE0 : SDRAMs D[3:0], D8
PAR_IN
S0*
RS0A-> CS0 : SDRAMs D[3:0], D8
RBA[N:0]B -> BA[N:0] : SDRAMs D[7:4], D[16:13]
RA[N:0]B -> A[N:0] : SDRAMs D[7:4, D[16:13]]
RRASB -> RAS : SDRAMs D[7:4], D[16:13]
RCASB -> CAS : SDRAMs D[7:4], D[16:13]
RWEA -> WE : SDRAMs D[3:0], D[12:8], D17
RWEB -> WE : SDRAMs D[7:4], D[16:13]
RCKE0B -> CKE0 : SDRAMs D[7:4]
PCK1A -> CK : SDRAMs D[12:9], D17
PCK1B -> CK : SDRAMs D[16:13]
PCK0A -> CK : SDRAMs D[3:0], D8
PCK0B -> CK : SDRAMs D[7:4]
Err_out
QERR
RST
CK0
*S[3:2], CKE1, ODT1, CK1 and CK1 are NC
CKE1
RCKE1A -> CKE1 : SDRAMs D[12:9], D17
RCKE1B -> CKE1 : SDRAMs D[16:13]
ODT0
RODT0A -> ODT0 : SDRAMs D[3:0], D8
RODT0B -> ODT0 : SDRAMs D[7:4]
ODT1
RODT1A -> ODT1 : SDRAMs D[12:9], D17
RODT1A -> ODT1 : SDRAMs D[16:13]
CK0
PCK0A -> CK : SDRAMs D[3:0], D8
PCK0B -> CK : SDRAMs D[7:4]
PCK1A -> CK : SDRAMs D[12:9], D17
PCK1B -> CK : SDRAMs D[16:13]
RS0B-> CS0 : SDRAMs D[7:4]
RS1A-> CS1 : SDRAMs D[12:9], D17
CS RAS CAS WE CK
CK
CKE OD
T
A[
N:
0
]/B
A[
N:
0
]
相關PDF資料
PDF描述
M3950/1529A012 TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M83731/2327D110 TOGGLE SWITCH, 3PDT, MOMENTARY, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M3950/1726A110 TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M3E-R21ZQXFREQ CRYSTAL OSCILLATOR, CLOCK, 1.5 MHz - 155.52 MHz, PECL OUTPUT
M3E73XPD-RFREQ CRYSTAL OSCILLATOR, CLOCK, 1.5 MHz - 155.52 MHz, PECL OUTPUT
相關代理商/技術(shù)參數(shù)
參數(shù)描述
M393B5773DH0-CH908 制造商:Samsung Semiconductor 功能描述:
M393T1G60CJA-CE6 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE
M393T1G60QJMA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 SDRAM Memory
M393T1K66AZHA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 SDRAM Memory
M393T2863AZ3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE