
38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
65
f(
X
I
N
)
f(
/
1
2
N
)
8
X
C
I
1
/
4
1
/
2
1
/
1
f(
X
C
I
N
)
C
c
1
o
l
/
u
c
n
k
t
e
s
r
l
s
e
a
c
m
t
i
p
n
l
i
n
b
g
i
o
1
e
o
t
IN
T
2
i
n
t
e
r
r
u
p
t
i
n
p
u
t
N
o
i
s
e
f
i
l
t
e
r
8
c
-
b
u
i
t
n
b
t
e
i
n
r
a
r
y
u
p
o
In
d
t
e
t
r
r
r
u
m
p
i
t
n
i
a
n
t
t
i
e
o
r
n
d
v
a
r
e
l
g
e
e
i
s
t
e
r
a
d
r
e
s
s
0
0
3
0
1
6
D
a
t
a
b
u
s
D
i
v
i
d
e
r
O
e
s
n
d
e
e
g
l
e
-
s
t
i
d
e
o
e
t
n
d
e
b
/
b
t
i
t
o
i
o
t
n
h
-
s
i
d
e
d
e
c
d
i
c
N
c
o
l
i
c
s
e
k
s
f
i
e
l
t
l
e
e
r
c
s
t
i
a
o
m
n
p
b
l
i
t
n
g
o
i
C
i
n
o
i
n
o
u
e
r
t
e
n
r
r
e
r
t
u
m
r
u
e
p
o
p
r
t
t
o
r
e
r
v
e
c
e
e
q
o
q
r
u
n
u
f
l
o
s
t
r
e
w
t
o
s
t
t
t
e
l
r
D
i
v
i
d
e
r
1
/
2
f(
I
N
)
/
3
2
In
c
t
o
e
c
r
k
n
a
s
l
e
s
l
e
y
s
c
t
i
e
o
m
n
b
l
t
i
t
In
c
t
o
e
c
r
k
n
a
s
l
e
s
l
e
y
s
c
t
i
e
o
m
n
b
l
t
i
t
INTERRUPT INTERVAL DETERMINATION FUNCTION
The 38B7 group has an interrupt interval determination circuit.
This interrupt interval determination circuit has an 8-bit binary up
counter. Using this counter, it determines a duration of time from
the rising edge (falling edge) of an input signal pulse on the P7
2
/
INT
2
pin to the rising edge (falling edge) of the signal pulse that is
input next.
How to determine the interrupt interval is described below.
1. Enable the INT
2
interrupt by setting bit 2 of the interrupt control
register 1 (address 003E
16
). Select the rising interval or falling
interval by setting bit 2 of the interrupt edge selection register
(address 003A
16
).
2. Set bit 0 of the interrupt interval determination control register
(address 0031
16
) to
“
1
”
(interrupt interval determination operat-
ing).
3. Select the sampling clock of 8-bit binary up counter by setting
bit 1 of the interrupt interval determination control register.
4. When the signal of polarity which is set on the INT
2
pin (rising
or falling edge) is input, the 8-bit binary up counter starts count-
ing up of the selected counter sampling clock.
5. When the signal of polarity selected above is input again, the
value of the 8-bit binary up counter is transferred to the inter-
rupt interval determination register (address 0030
16
), and the
remote control interrupt request occurs. Immediately after that,
the 8-bit binary up counter continues to count up again from
“
00
16
”
.
6. When count value reaches
“
FF
16
”
, the 8-bit binary up counter
stops counting up. Then, simultaneously when the next counter
sampling clock is input, the counter sets value
“
FF
16
”
to the in-
terrupt interval determination register to generate the counter
overflow interrupt request.
Fig. 68 Interrupt interval determination circuit block diagram
Noise Filter
The P7
2
/INT
2
pin builds in the noise filter.
The noise filter operation is described below.
1. Select the sampling clock of the input signal with bits 2 and 3 of
the interrupt interval determination control register. When not
using the noise filter, set
“
00
16
”
.
2. The P7
2
/INT
2
input signal is sampled in synchronization with
the selected clock. When sampling the same level signal in a
series of three sampling, the signal is recognized as the inter-
rupt signal, and the interrupt request occurs.
When setting bit 4 of interrupt interval determination control regis-
ter to
“
1
”
, the interrupt request can occur at both rising and falling
edges.
When using the noise filter, set the minimum pulse width of the
INT
2
input signal to 3 cycles or more of the sample clock.