- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370957 > M38B48EAH-XXXXFP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M38B48EAH-XXXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 31/78頁(yè) |
| 文件大?。?/td> | 1214K |
| 代理商： | M38B48EAH-XXXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
31
38B4 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
(1) 8-bit serial I/O mode
Address 001B
16
is assigned to the serial I/O1 register.
When the internal synchronous clock is selected, a serial transfer
of the 8-bit serial I/O is started by a write signal to the serial I/O1
register (address 001B
16
).
The serial transfer status flag (b5 of address 001A
16
) of serial I/O1
control register 2 indicates the shift register status of serial I/O1,
and is set to “1” by writing into the serial I/O1 register, which be-
comes a transfer start trigger and reset to “0” after completion of 8-
bit transfer. At the same time, a serial I/O1 interrupt request occurs.
When the external synchronous clock is selected, the contents of
the serial I/O1 register are continuously shifted while transfer clocks
are input to S
CLK1
. Therefore, the clock needs to be controlled ex-
ternally.
(2) Automatic transfer serial I/O mode
The serial I/O1 automatic transfer controller controls the write and
read operations of the serial I/O1 register, so the function of ad-
dress 001B
16
is used as a transfer counter (1-byte units).
When performing serial transfer through the serial I/O automatic
transfer RAM (addresses 0F00
16
to 0FFF
16
), it is necessary to set
the serial I/O1 automatic transfer data pointer (address 0018
16
)
beforehand.
Input the low-order 8 bits of the first data store address to be seri-
ally transferred to the automatic transfer data pointer set bits.
When the internal synchronous clock is selected, the transfer inter-
val for each 1-byte data can be set by the automatic transfer inter-
val set bits (b0 to b4 of address 001C
16
) of serial I/O1 control regis-
ter 3 in the following cases:
1. When using no handshake signal
2. When using the S
RDY1
output, S
BUSY1
output, and S
STB1
output
of the handshake signal independently
3. When using a combination of S
RDY1
output and S
STB1
output or a
combination of S
BUSY1
output and S
STB1
output of the handshake
signal
It is possible to select one of 32 different values, namely 2 to 33
cycles of the transfer clock, as a setting value.
When using the S
BUSY1
output and selecting the S
BUSY1
output
S
STB1
output function selection bit (b4 of address 001A
16
) of serial
I/O1 control register 2 as the signal for all transfer data, provided
that the automatic transfer interval setting is valid, a transfer inter-
val is placed before the start of transmission/reception of the first
data and after the end of transmission/reception of the last data.
For S
STB1
output, regardless of the contents of the S
BUSY1
output
S
STB1
output function selection bit (b4), the transfer interval for each
1-byte data is longer than the set value by 2 cycles.
Furthermore, when using a combination of S
BUSY1
output and S
STB1
output as a signal for all transfer data, the transfer interval after the
end of transmission/reception of the last data is longer than the set
value by 2 cycles.
When the external synchronous clock is selected, automatic trans-
fer interval setting is disabled.
After completion of the above bit setup, if the internal synchronous
clock is selected, automatic serial transfer is started by writing the
value of “number of transfer bytes - 1” into the transfer counter
(address 001B
16
).
When the external synchronous clock is selected, write the value of
“number of transfer bytes - 1” into the transfer counter and input an
internal system clock interval of 5 cycles or more. After that, input
transfer clock to S
CLK1
.
As a transfer interval for each 1-byte data transfer, input an internal
system clock interval of 5 cycles or more from the clock rise time of
the last bit.
Regardless of whether the internal or external synchronous clock
is selected, the automatic transfer data pointer and the transfer
counter are decremented after each 1-byte data is received and
then written into the automatic transfer RAM. The serial transfer
status flag (b5 of address 001A
16
) is set to “1” by writing data into
the transfer counter. Writing data becomes a transfer start trigger,
and the serial transfer status flag is reset to “0” after the last data is
written into the automatic transfer RAM. At the same time, a serial
I/O1 interrupt request occurs.
The values written in the automatic transfer data pointer set bits
(b0 to b7 of address 0018
16
) and the automatic transfer interval set
bits (b0 to b4 of address 001C
16
) are held in the latch.
When data is written into the transfer counter, the values latched in
the automatic transfer data pointer set bits (b0 to b7) and the auto-
matic transfer interval set bits (b0 to b4) are transferred to the
decrement counter.
Fig. 25 Structure of serial I/O1 automatic transfer data pointer
S
(
e
r
O
i
a
1
l
D
I
/
O
P
1
:
a
d
u
d
t
r
o
e
m
s
a
s
t
0
i
c
0
t
1
r
8
1
a
n
6
)
s
f
e
r
d
a
t
a
p
o
i
n
t
e
r
S
I
a
A
S
t
r
u
p
a
t
e
n
o
m
c
i
s
f
a
y
e
t
t
i
c
h
R
e
A
t
r
M
a
l
o
n
w
.
s
f
o
a
e
r
d
t
a
d
e
a
r
i
s
t
a
8
w
p
b
r
o
i
t
i
t
i
n
n
t
e
f
i
r
t
n
h
t
s
e
e
o
t
f
t
i
h
b
r
e
i
t
t
s
l
a
f
-
r
s
t
e
o
s
d
a
t
c
t
h
a
a
s
t
o
d
r
e
r
a
a
d
d
d
r
f
e
r
o
s
m
s
o
t
h
n
e
t
h
d
e
e
c
s
r
e
e
r
m
i
a
e
l
n
I
/
t
O
c
o
a
u
u
t
o
t
m
e
a
.
t
i
c
r
D
n
e
n
r
b
7
b
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38B41EBH-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B42EBH-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B43EBH-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B44EBH-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B45EBH-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38B48EBH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B48ECH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B48EDH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B48EEH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B48EFH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。