- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359726 > M38853MC-XXXHP (Renesas Technology Corp.) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38853MC-XXXHP |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 41/103頁 |
| 文件大?。?/td> | 1580K |
| 代理商： | M38853MC-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
40
3885 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Fig. 36 Interrupt request signal generating timing
Fig. 35 Structure of I
2
C status register
Bit 6: Communication mode specification bit
(transfer direction specification bit: TRX)
This bit decides a direction of transfer for data communication.
When this bit is
“
0
”
, the reception mode is selected and the data of
a transmitting device is received. When the bit is
“
1
”
, the transmis-
sion mode is selected and address data and control data are
output onto the S
DA
in synchronization with the clock generated on
the S
CL
.
This bit is set/reset by software and hardware. About set/reset by
hardware is described below. This bit is set to
“
1
”
by hardware
when all the following conditions are satisfied:
When ALS is
“
0
”
In the slave reception mode or the slave transmission mode
When the R/W bit reception is
“
1
”
This bit is set to
“
0
”
in one of the following conditions:
When arbitration lost is detected.
When a STOP condition is detected.
When writing
“
1
”
to this bit by software is invalid by the START
condition duplication preventing function
(Note)
.
With MST =
“
0
”
and when a START condition is detected.
With MST =
“
0
”
and when ACK non-return is detected.
At reset
Bit 7: Communication mode specification bit
(master/slave specification bit: MST)
This bit is used for master/slave specification for data communica-
tion. When this bit is
“
0
”
, the slave is specified, so that a START
condition and a STOP condition generated by the master are re-
ceived, and data communication is performed in synchronization
with the clock generated by the master. When this bit is
“
1
”
, the
master is specified and a START condition and a STOP condition
are generated. Additionally, the clocks required for data communi-
cation are generated on the SCL.
This bit is set to
“
0
”
in one of the following conditions.
Immediately after completion of 1-byte data transfer when arbi-
tration lost is detected
When a STOP condition is detected.
Writing
“
1
”
to this bit by software is invalid by the START condi-
tion duplication preventing function
(Note)
.
At reset
Note:
START condition duplication preventing function
The MST, TRX, and BB bits is set to
“
1
”
at the same time after con-
firming that the BB flag is
“
0
”
in the procedure of a START condition
occurrence. However, when a START condition by another master
device occurs and the BB flag is set to
“
1
”
immediately after the con-
tents of the BB flag is confirmed, the START condition duplication
preventing function makes the writing to the MST and TRX bits in-
valid. The duplication preventing function becomes valid from the
rising of the BB flag to reception completion of slave address.
S
CL
PIN
I
2
C
I
R
Q
b7
MST
b0
I
2
C status register
(S1 : address 0014
16
)
Last receive bit
(Note)
0 : Last bit =
“
0
”
1 : Last bit =
“
1
”
General call detecting flag
(Note)
0 : No general call detected
1 : General call detected
Slave address comparison flag
(Note)
0 : Address disagreement
1 : Address agreement
Arbitration lost detecting flag
(Note)
0 : Not detected
1 : Detected
SCL pin low hold bit
0 : low hold
1 : release
Bus busy flag
0 : Bus free
1 : Bus busy
Communication mode
specification bits
00 : Slave receive mode
01 : Slave transmit mode
10 : Master receive mode
11 : Master transmit mode
TRX BB
PIN AL AAS AD0 LRB
Note:
These bit and flags can be read out but cannot
be written.
Write
“
0
”
to these bits at writing.
相關PDF資料 |
PDF描述 |
|---|---|
| M38853ME-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38854F1-HP | CONNECTOR 69 CONTACTS SMT VERTICAL RECEPTACLE ASSY |
| M38854F2-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38854F3-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38854F7-HP | CONN DSUB RCPT 25POS R/A PCB SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38853MD-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853ME-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853MF-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38854F1-HP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38854F2-HP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。