
1-24
3874 Group User’s Manual
HARDWARE
FUNCTIONAL DESCRIPTION
Fig. 17 Port block diagram (4)
(17) Port P72
Serial I/O2 clock output
Serial I/O2 clock input
SCLK2 pin selection bit
P71/SOUT2 P72/SCLK2
P-channel output disable bit
SOUT2, SCLK2 pull-up control bit
(18) Port P75
(19) Port P76
(20) Port P77
ADT interrupt input
When the direction register is “0,” the schmidt
input pin is connected to port.
(21) Port P80
D-A converter output
DA output enable bit
Data link layer communication
control circuit valid signal
(output from sub-CPU)
Data link layer communication control
circuit transmit output
Data link layer communication
control circuit valid signal
(output from sub-CPU)
Data link layer communication control circuit
receive input
Data bus
Port latch
Direction register
Data bus
Port latch
Direction register
Data bus
Port latch
Direction register
Data bus
Port latch
Direction register
Data bus
Port latch
Direction register