參數(shù)資料
型號(hào): M38037M6-133FP
廠商: Mitsubishi Electric Corporation
英文描述: SENSOR SST 12MM ZERO SPEED
中文描述: 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù): 71/135頁(yè)
文件大?。?/td> 2055K
代理商: M38037M6-133FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
71
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
[I
2
C Data Shift Register (S0)] 0011
16
The I
2
C data shift register (S0: address 0011
16
) is an 8-bit shift
register to store receive data and write transmit data.
When transmit data is written into this register, it is transferred to
the outside from bit 7 in synchronization with the SCL, and each
time one-bit data is output, the data of this register are shifted by
one bit to the left. When data is received, it is input to this register
from bit 0 in synchronization with the SCL, and each time one-bit
data is input, the data of this register are shifted by one bit to the
left. The minimum 2 cycles of system clock
φ
are required from the
rising of the SCL until input to this register.
The I
2
C data shift register is in a write enable status only when the
I
2
C-BUS interface enable bit (ES0 bit) of the I
2
C control register
(S1D: address 0014
16
) is
1
. The bit counter is reset by a write in-
struction to the I
2
C data shift register. When both the ES0 bit and
the MST bit of the I
2
C status register (S1: address 0013
16
) are
1,
the SCL is output by a write instruction to the I
2
C data shift regis-
ter. Reading data from the I
2
C data shift register is always enabled
regardless of the ES0 bit value.
[I
2
C Slave Address Registers 0 to 2 (S0D0 to S0D2)]
0FF7
16
to 0FF9
16
The I
2
C slave address registers 0 to 2 (S0D0 to S0D2: addresses
0FF7
16
to 0FF9
16
) consists of a 7-bit slave address and a read/
write bit. In the addressing mode, the slave address written in this
register is compared with the address data to be received immedi-
ately after the START condition is detected.
Bit 0: Read/write bit (RWB)
This is not used in the 7-bit addressing mode. In the 10-bit ad-
dressing mode, set RWB to
0
because the first address data to
be received is compared with the contents (SAD6 to SAD0 +
RWB) of the I
2
C slave address registers 0 to 2.
When 2-byte address data match slave address, a 7-bit slave ad-
dress which is received after restart condition has detected and
R/W data can be matched by setting
1
to RWB with software.
The RWB is cleared to
0
automatically when the stop condition is
detected.
Bits 1 to 7: Slave address (SAD0
SAD6)
These bits store slave addresses. Regardless of the 7-bit address-
ing mode or the 10-bit addressing mode, the address data
transmitted from the master is compared with these bits
contents.
Fig. 65 Structure of I
2
C slave address registers 0 to 2
S
A
D
6 S
A
D
5 SAD4 SAD3 SAD2 SAD1SAD0 RWB
S
l
a
v
e
a
d
d
r
e
s
s
I
2
C
(
S
I
2
C
(
S
I
2
C
(
S
s
D
s
0
D
0
D
l
0
l
a
1
l
a
2
a
v
:
v
:
v
:
e
a
e
a
e
a
d
d
d
a
d
a
d
a
d
d
r
d
r
d
r
d
e
d
e
d
e
r
s
r
s
r
s
e
s
e
s
e
s
s
s
s
s
0
s
0
s
0
F
F
F
r
e
F
r
e
F
r
e
F
g
7
1
g
8
1
g
9
1
i
s
6
)
i
s
6
)
i
s
6
)
t
e
e
e
r
0
0
t
r
1
s
t
r
2
R
e
a
d
/
w
r
i
t
e
b
i
t
b
7
b0
相關(guān)PDF資料
PDF描述
M38037M6-154FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M6-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38047M8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38037M8108F 制造商:Panasonic Industrial Company 功能描述:IC
M38037M8H-194HP#U0 制造商:Renesas Electronics Corporation 功能描述:8BIT CISC - Trays
M38039FFHFP#U0 功能描述:IC 740 MCU FLASH 60K 64QFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI,I²C,IEBus,IrDA,SIO,UART/USART 外圍設(shè)備:DMA,POR,PWM,WDT 輸入/輸出數(shù):121 程序存儲(chǔ)器容量:384KB(384K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b,D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤(pán) 產(chǎn)品目錄頁(yè)面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M38039FFHHP 功能描述:MCU 3/5V 56K+4K 64-LQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB(20K x 16) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
M38039FFH-HP#U 制造商:Renesas Electronics Corporation 功能描述:8BIT 740 CISC 56KB FLASH 16.8MHZ 3.3/5V - Trays