• <big id="phgyl"><ul id="phgyl"><tbody id="phgyl"></tbody></ul></big>
  • <kbd id="phgyl"></kbd>
    參數(shù)資料
    型號: M38000E6-XXXHP
    廠商: Mitsubishi Electric Corporation
    元件分類: DC/DC變換器
    英文描述: 1 watt dc-dc converters
    中文描述: 1瓦的DC - DC轉(zhuǎn)換器
    文件頁數(shù): 113/173頁
    文件大?。?/td> 4203K
    代理商: M38000E6-XXXHP
    3-11
    3800 GROUP USER’S MANUAL
    APPENDIX
    3.1 Electrical characteristics
    Table 3.1.17 Timing requirements in memory expansion mode and microprocessor mode
    (Extended operating temperature version)
    (V
    CC
    = 4.0 to 5.5 V, V
    SS =
    0 V, T
    a
    = –40 to 85
    °
    C, unless otherwise noted)
    Table 3.1.18 Switching characteristics in memory expansion mode and microprocessor mode
    (Extended operating temperature version)
    (V
    CC
    = 4.0 to 5.5 V, V
    SS =
    0 V, T
    a
    = –40 to 85
    °
    C, unless otherwise noted)
    Before
    φ
    ONW input set up time
    After
    φ
    ONW input hold time
    Before
    φ
    data bus set up time
    After
    φ
    data bus hold time
    Before RD ONW input set up time
    Before WR ONW input set up time
    After RD ONW input hold time
    After WR ONW input hold time
    Before RD data bus set up time
    After RD data bus hold time
    t
    su(ONW–
    φ
    )
    t
    h(
    φ
    –ONW)
    t
    su(DB–
    φ
    )
    t
    h(
    φ
    –DB)
    t
    su
    (
    ONW
    –RD)
    t
    su
    (
    ONW
    –WR)
    t
    h(
    RD
    –ONW)
    t
    h(
    WR
    –ONW)
    t
    su(DB–
    RD
    )
    t
    h(
    RD
    –DB)
    Symbol
    Parameter
    Limits
    Typ.
    Min.
    –20
    –20
    60
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    Unit
    0
    –20
    –20
    65
    0
    Max.
    φ
    clock cycle time
    φ
    clock “H” pulse width
    φ
    clock “L” pulse width
    After
    φ
    AD
    15
    –AD
    8
    delay time
    After
    φ
    AD
    15
    –AD
    8
    valid time
    After
    φ
    AD
    7
    –AD
    0
    delay time
    After
    φ
    AD
    7
    –AD
    0
    valid time
    SYNC delay time
    SYNC valid time
    RD and WR delay time
    RD and WR valid time
    After
    φ
    data bus delay time
    After
    φ
    data bus valid time
    RD pulse width, WR pulse width
    RD pulse width, WR pulse width
    (When one-wait is valid)
    After AD
    15
    –AD
    8
    RD delay time
    After AD
    15
    –AD
    8
    WR delay time
    After AD
    7
    –AD
    0
    RD delay time
    After AD
    7
    –AD
    0
    WR delay time
    After RD AD
    15
    –AD
    8
    valid time
    After WR AD
    15
    –AD
    8
    valid time
    After RD AD
    7
    –AD
    0
    valid time
    After WR AD
    7
    –AD
    0
    valid time
    After WR data bus delay time
    After WR data bus valid time
    RESET
    OUT
    output delay time
    RESET
    OUT
    output valid time (Note)
    40
    45
    20
    10
    70
    65
    200
    200
    Symbol
    Parameter
    Limits
    Typ.
    Min.
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    ns
    Unit
    t
    c(X
    IN
    )
    –10
    t
    c(X
    IN
    )
    –10
    6
    6
    3
    15
    t
    c(X
    IN
    )
    –10
    3t
    c(X
    IN
    )
    –10
    t
    c(X
    IN
    )
    –35
    t
    c(X
    IN
    )
    –40
    0
    0
    10
    0
    2t
    c(X
    IN
    )
    20
    10
    25
    10
    20
    10
    10
    5
    20
    t
    c(X
    IN
    )
    –15
    t
    c(X
    IN
    )
    –20
    5
    5
    15
    Max.
    Test conditions
    Note :
    The RESET
    OUT
    output goes “H” in sync with the fall of the
    φ
    clock that is anywhere between about 8 cycle and 13 cycles after
    the RESET input goes “H”.
    Fig. 3.1.1
    t
    c(
    φ
    )
    t
    wH(
    φ
    )
    t
    wL(
    φ
    )
    t
    d(
    φ
    –AH)
    t
    v(
    φ
    –AH)
    t
    d(
    φ
    –AL)
    t
    v(
    φ
    –AL)
    t
    d(
    φ
    –SYNC)
    t
    v(
    φ
    –SYNC)
    t
    d(
    φ
    –WR)
    t
    v(
    φ
    –WR)
    t
    d(
    φ
    –DB)
    t
    v(
    φ
    –DB)
    t
    wL(RD)
    t
    wL(WR)
    t
    d(AH–RD)
    t
    d(AH–WR)
    t
    d(AL–RD)
    t
    d(AL–WR)
    t
    v(RD–AH)
    t
    v(WR–AH)
    t
    v(RD–AL)
    t
    v(WR–AL)
    t
    d(WR–DB)
    t
    v(WR–DB)
    t
    d
    (RESET–RESET
    OUT
    )
    t
    v(
    φ
    –RESET)
    Fig. 3.1.1 Circuit for measuring output switching
    characteristics
    Measurement output pin
    100pF
    CMOS output
    相關(guān)PDF資料
    PDF描述
    M38000E6-XXXSP 1 watt dc-dc converters
    M38000E6-XXXSS 1 watt dc-dc converters
    M38000E7-XXXSP 1 watt dc-dc converters
    M38000E7-XXXSS 1 watt dc-dc converters
    M38000E8-XXXFP 1 watt dc-dc converters
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M38000E6-XXXSP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38000E6-XXXSS 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38000E7-DXXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
    M38000E7-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
    M38000E7-XXXFS 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER