- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45037 > M37754M8C-XXXGP 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37754M8C-XXXGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 84/115頁(yè) |
| 文件大小： | 1571K |
| 代理商： | M37754M8C-XXXGP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
69
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
MITSUBISHI MICROCOMPUTERS
M37754M8C-XXXGP, M37754M8C-XXXHP
M37754S4CGP, M37754S4CHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
STANDBY FUNCTION
The WIT and the STP instructions make the microcomputer standby
state.
Table 7 shows the relation between standby state and each block’s
operation.
The WIT/STP state is terminated by interrupt acceptance or reset.
Accordingly, it is necessary to prepare the state in which any inter-
rupt can be accepted before the WIT/STP instruction is executed.
WIT instruction
When the WIT instruction is executed with the internal clock stop
select bit at WIT (bit 2 of particular function select register 1; Figure
62) = “0”, the clock sources
φ BIU and φ CPU are stopped at “L”, how-
ever, the oscillation circuit, the clock source
φ 1, and the divided
clocks Pf2 to Pf512, Wf32, Wf512 are not stopped. Accordingly, al-
though the CPU and bus interface unit stop operation, internal pe-
ripheral devices which use these divided clocks can operate even at
WIT state.
Otherwise, when the WIT instruction is executed with the internal
clock stop select bit at WIT = “1”, the oscillation circuit is not stopped,
however, the clock source
φ 1, divided clocks, and the clock sources
φ BIU and φ CPU are stopped. Accordingly, in this case, all of the inter-
nal peripheral devices and the watchdog timer which use divided
clocks Pf2 to Pf512, Wf32, and Wf512 are stopped.
When internal peripheral devices are not used in WIT state, the lat-
ter state (internal clock stop select bit at WIT = “1”) is more effective
to reduce current consumption.
Make sure to set the internal clock stop select bit at WIT to “1” imme-
diately before the WIT instruction execution and clear the bit to “0”
immediately after the WIT state is terminated.
The WIT state is terminated when an interrupt request is accepted,
and the internal clock
φ operation is restarted. Interrupt processing
can immediately be executed because oscillation circuit’s operation
is not stopped during WIT state.
STP instruction
When the STP instruction is executed, the oscillation circuit is
stopped and the clock sources
φ 1, φ BIU and φ CPU are at “L”. Fur-
thermore, “FFF16” is automatically set into the watchdog timer, and
its clock source is forced to connect with Wf32 when the watchdog
timer clock select bit = “0”, or Pf32 when the bit = “1”. This connection
is cut off when the most significant bit of the watchdog timer be-
comes “0” or the microcomputer is reset, and the clock source is con-
nected with the input depending on the contents of the watchdog
timer frequency select register and the watchdog timer clock select
bit. In STP state, all of the internal peripheral devices and the watch-
dog timer which use divided clocks Pf2 to Pf512, Wf32, and Wf512 are
stopped.
The STP state is terminated by reset or interrupt request accep-
tance, and then oscillation is restarted. At the same time, supply of
the clock source
φ 1 and divided clocks Pf2 to Pf512, Wf32 and Wf512
is restarted.
In that condition, when the STP return select bit (bit 7 of particular
function select register 0) is “0”, the clock sources
φ BIU and φ CPU
stop at “L” until the most significant bit of the watchdog timer
decremented with divided clock Pf32 or Wf32 becomes “0”. However,
supply of the clock sources
φ BIU and φ CPU is restarted immediately
after the oscillation restarts by reset. Accordingly, in this case, wait
for enough time to stabilize the oscillation before the reset input of
“H”.
Otherwise in that condition, when the STP return select bit is “1”,
supply of the clock sources
φ BIU and φ CPU is restarted at the timing
of the divided clock Pf16’s “H” to “L” after the oscillation restarts. This
function makes it possible to immediately return from STP state
when the clock supply input to the XIN from the external is stabilized.
Even though clocks are input from the external, make sure to clear
the STP return select bit to “0” if the external clock is unstable for a
short time when returning from STP state
Instruction
Internal clock
stop bit at WIT
Oscillation
circuit
φ 1
Operating
Stopped
(“L”)
Stopped
(“L”)
Pf2 to Pf512
Operating
Stopped
(“H”)
Stopped
(“H”)
φ BIU, φ CPU
Stopped
(“L”)
Stopped
(“L”)
Stopped
(“L”)
Internal peripheral devices
using Pf2 to Pf512, Wf32,
Wf512
Operation enabled
(Watchdog timer operating)
Operation disabled
(Watchdog timer stopped)
Operation disabled
(Watchdog timer stopped)
Wf2, Wf512
Operating
(Note 2)
Stopped
(“H”)
Stopped
(“H”)
Operation at WIT/STP state
WIT
STP
“0”
“1”
Table 7 Relation between standby state and each block’s operation.
Notes 1 : When the clock external input select bit is “1”, the clock oscillation circuit stops. An external clock can be input.
2 : When the watchdog timer clock select bit is “1”, Wf32 and Wf512 stop. The watchdog timer operates with Pf32 or Pf512.
Operating
(Note 1)
Operating
(Note 1)
Stopped
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37777E9AGS | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC100 |
| M34550M6A-XXXFP | 4-BIT, MROM, 1.6 MHz, MICROCONTROLLER, PQFP80 |
| M37776M5AXXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M37775E9AGS | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC100 |
| M34238MK-XXXGP | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37754M8C-XXXHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16BIT CMOS MICROCOMPUTER |
| M37754S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16BIT CMOS MICROCOMPUTER |
| M37754S4CHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M3775PR-H400CL | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
| M3775RK-0.75A | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。