參數(shù)資料
型號: M37640M8-126FP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機
文件頁數(shù): 65/96頁
文件大?。?/td> 1477K
代理商: M37640M8-126FP
65
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Data Bus
I
O
U
7
U
6
U
5
U
4
A
00
U
2
IBF
0
b
7
b
0
System Bus
OBF
0
b
1
b
0
D
OBF
0
IBF
0
A
0
DQ
0
DQ
1
DQ
2
DQ
3
DQ
4
DQ
5
DQ
6
DQ
7
S
0
R
W
RD
WR
DBB
0
DBBS
0
I
O
U
7
U
6
U
5
U
4
A
01
U
2
IBF
1
b
7
b
0
OBF
1
b
1
b
0
D
OBF
1
IBF
1
A
0
S
1
R
W
RD
WR
1
DBBS
1
Fig. 1.75. Bus Interface Circuit
Fig. 1.76. Data Bus Buffer Interrupt Request Circuit
One-shot pulse
One-shot pulse
One-shot pulse
One-shot pulse
Rising Edge
Rising Edge
Rising Edge
Rising Edge
Input Buffer full interrupt
request signal IBF
Output Buffer Empty interrupt
request signal OBE
Input buffer full flag 0
IBF0
Input buffer full flag 1
IBF1
Output buffer fullOBF0
Output buffer full flag 1
OBF1
Set interrupt request at this rising edge
Set interrupt request at this rising edge
IBF0
IBF1
IBF
(OBF1
OBE
(OBF0
1.22 MASTER CPU BUS INTERFACE
This device has a bus interface function with 2 I/O buff-
ers that can be operated in slave mode by control
signals from the master CPU (see Figure 1.75). Bus
Interface Circuit). The bus interface can be connected
directly to either a R/W type of CPU or a CPU with RD
and WR separate signals. Slave mode is selected
with the bit 7 of the data buffer control register 0. The
single data bus buffer mode and the double data bus
buffer mode are selected with bit 7 of the Data Bus
Buffer Control register 1. When selecting the double
data bus buffer mode, Port P72 becomes S
1
input.
Prior to enabling the MBI, Port 6 must be placed in in-
put mode by writing 00
16
to P6D (0015
16
).
When data is written to the MCU from the master
CPU, an input buffer full interrupt request occurs.
Similarly, when data is read from the master CPU, an
output buffer empty interrupt request occurs.
When the bus interface is operating, DQ
0
-DQ
7
be-
come a 3-state data bus that sends and receives
data, command, and status to and from the master
CPU. At the same time, W, R, S
0
, S
1
, and A
0
become
host CPU control signal input pins.
The two input buffer full interrupt requests and two out-
put buffer full requests are multiplexed as shown in
Figure 1.76.
The bus interface can be operated under normal
MCU control or under on-chip DMA control for fast
data transfer. If a master CPU has a large amount of
data to be transferred, use of the on-chip DMA con-
troller is highly recommended.
The bus interface signal input level can be pro-
grammed as CMOS level (default) or as TTL level.
Bit7 of the Port Control Register (PTC
7
) is used for the
input level selection.
相關(guān)PDF資料
PDF描述
M37640E8 SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER
M37641F8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37640M8-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 8 BIT CMOS MICROCOMPUTER
M37641F8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP#U0 功能描述:IC 740 MCU FLASH 32K 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/7600 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
M37641F8HP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER