參數(shù)資料
型號(hào)： M37547G4-XXXFP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36
封裝： 8.40 X 15 MM, 0.80 MM PITCH, PLASTIC, SSOP-36
文件頁(yè)數(shù)： 18/99頁(yè)
文件大?。?/td> 1029K
代理商： M37547G4-XXXFP
REJ03B0156-0122
Rev.1.22
Mar 31, 2009
page 23 of 94
7547 Group
Fig. 20 Timing of interrupt request generation, interrupt request bit, and interrupt acceptance
Fig. 19 Interrupt sequence
φ
SYNC
RD
WR
Address bus
Data bus
PC
Not used
S,SPS
S-1,SPS S-2,SPS
BL
BH
AL,AH
PCH
PCL
PS
AL
AH
SYNC : CPU operation code fetch cycle
(This is an internal signal that cannot be observed from the external unit.)
BL, BH : Vector address of each interrupt
AL, AH : Jump destination address of each interrupt
SPS
: “0016” or “0116”
([SPS] is a page selected by the stack page selection bit of CPU mode register.)
Push onto stack
Vector fetch
Execute interrupt
routine
Instruction cycle
Push onto stack
Vector fetch
Instruction cycle
Internal clock φ
SYNC
T1
IR1 T2
IR2 T3
T1 T2 T3 : Interrupt acceptance timing points
IR1 IR2 : Timings points at which the interrupt request bit is set to “1”.
Note : Period 2 indicates the last φ cycle during one instruction cycle.
(1) The interrupt request bit for an interrupt request generated during period 1 is set to “1” at timing point IR1.
(2) The interrupt request bit for an interrupt request generated during period 2 is set to “1” at timing point IR1 or IR2.
The timing point at which the bit is set to “1” varies depending on conditions. When two or more interrupt
requests are generated during the period 2, each request bit may be set to “1” at timing point IR1 or IR2
separately.
■ Notes on Interrupts
When setting the followings, the interrupt request bit may be set to
“1”.
<When switching external interrupt active edge>
INT0 interrupt edge selection bit
(bit 0 of Interrupt edge selection register (address 3A16))
INT1 interrupt edge selection bit
(bit 1 of Interrupt edge selection register)
CNTR0 active edge switch bit
(bit 2 of timer X mode register (address 2B16))
Capture 0 interrupt edge selection bit
(bits 1 and 0 of capture mode register (address 2016))
Capture 1 interrupt edge selection bit
(bits 3 and 2 of capture mode register)
If it is not necessary to generate an interrupt synchronized with
these settings, take the following sequence.
(1) Set the corresponding enable bit to “0” (disabled).
(2) Set the interrupt edge selection bit (the active edge switch bit)
or the interrupt source bit.
(3) Set the corresponding interrupt request bit to “0” after one or
more instructions have been executed.
(4) Set the corresponding interrupt enable bit to “1” (enabled).
相關(guān)PDF資料
PDF描述
M37548G2-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
M37548G2FP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
M37548G1FP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
M37549G1-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24
M37549G3-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37548G1FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37548G1-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37548G2FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37548G2-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37548G3FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*