參數(shù)資料
型號： M37542M2-XXXFP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36
封裝： 8.4 X 15 MM, 0.80 MM PITCH, PLASTIC, SSOP-36
文件頁數(shù)： 87/122頁
文件大小： 1311K
代理商： M37542M2-XXXFP
7542 Group
Rev.3.03
Jul 11, 2008
Page 67 of 117
REJ03B0006-0303
Fig. 86 State transition 2
Operation clock source: On-chip oscillator (Note 2)
Operation clock source: f(XIN) (Note 1)
Notes on switch of clock
(1) In operation clock = f(XIN), the following can be selected for the CPU clock division ratio.
f(XIN)/2 (High-speed mode)
f(XIN)/8 (Middle-speed mode)
f(XIN) (Double-speed mode, only at a ceramic oscillation)
(2) In operation clock = On-chip oscillator, the following can be selected for the CPU clock division ratio.
ROSC/1 (On-chip oscillator double-speed mode)
ROSC/2 (On-chip oscillator high-speed mode)
ROSC/8 (On-chip oscillator middle-speed mode)
ROSC/128 (On-chip oscillator low-speed mode)
(3) Executing the state transition state 3 to 2 or state 3 to 3’ after stabilizing XIN oscillation.
(4) After system is released from reset, and state transition of state 2 → state 3 and state transition of state 2’ → state 3’,
ROSC/8 (On-chip oscillator middle-speed mode) is selected for CPU clock.
(5) MCU cannot be returned by On-chip oscillator and its operation is stopped since internal reset does not occur at oscillation stop detected.
Accordingly, do not execute the transition to state 2'a.
(6) STP instruction cannot be used when oscillation stop detection circuit is in active.
RESET state 2
f(XIN) oscillation: enabled
On-chip oscillator: enabled
RESET state 1
f(XIN) oscillation: enabled
On-chip oscillator: enabled
Oscillation stop detection circuit is in active. (Note 6)
Applied “L” to RESET pin
(external reset)
MISRG3 is cleared to “0”.
MISRG2=12
MISRG2=02
MISRG2=12
MISRG2=02
MISRG1=12
MISRG1=02
(MISRG3 is cleared to “0”.)
MISRG1=12
(Note 3)
MISRG1=02
(MISRG3 is cleared to “0”.)
State 3
State 2
f(XIN) oscillation: enabled
On-chip oscillator: enabled
f(XIN) oscillation: enabled
On-chip oscillator: enabled
State 3’
State 2’
f(XIN) oscillation: enabled
On-chip oscillator: enabled
State 2’a (Note 5)
Oscillation stop reset disabled
When oscillation stop is detected;
MISRG3 is set to “1”.
Internal RESET does not occur.
Prohibitive state
MUC will be locked when Ceramic
or RC oscillation is stopped.
State 3’a
Oscillation stop reset disabled
When oscillation stop is detected;
MISRG3 is set to “1”.
Internal RESET does not occur.
Oscillation stop reset enabled
When oscillation stop is detected;
MISRG3 is set to “1”.
Internal RESET occurs.
Oscillation stop reset enabled
When oscillation stop is detected;
MISRG3 is set to “1”.
Internal RESET occurs.
State 3’c
Release from internal reset
MISRG3 is set to “1”.
Oscillation status can be
confirmed by reading MISRG3.
f(XIN) oscillation: enabled
On-chip oscillator: enabled
State 3’b
State 2’b
CPUM76=102
(Note 4)
CPUM76=002
012
112
(Note 3)
CPUM76=102
CPUM76=002
012
112
CPUM76=102
(Note 4)
CPUM76=002
012
112
Reset
released
(Note 4)
Reset
released
(Note 4)
Oscillation stop is detected
(internal reset)
相關(guān)PDF資料
PDF描述
M37542M2-XXXHP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36
M37542M2-XXXGP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32
M37542F4SP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
M37542F8HP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQCC36
M37544G2ASP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37542M2-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37542M2-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37542M2-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37542M4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37542M4-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*