![](http://datasheet.mmic.net.cn/390000/M37225ECSP_datasheet_16817037/M37225ECSP_62.png)
62
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER
M37225M6–XXXSP, M37225M8–XXXSP
M37225ECSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.0
The vertical display start position is determined by counting the hori-
zontal sync signal (H
SYNC
). At this time, when V
SYNC
and H
SYNC
are
positive polarity (negative polarity), it starts to count the rising edge
(falling edge) of H
SYNC
signal from after fixed cycle of rising edge
(falling edge) of V
SYNC
signal. So interval from rising edge (falling
edge) of V
SYNC
signal to rising edge (falling edge) of H
SYNC
signal
needs enough time (2 machine cycles or more) for avoiding jitter.
The polarity of H
SYNC
and V
SYNC
signals can select with the OSD I/
O polarity register (address 00EB
16
).
Fig. 8.10.10 Supplement Explanation for Display Position
W
(
a
h
d
e
d
n
r
b
s
i
s
t
s
0
0
0E
a
n
B
1
d
1
a
o
f
e
t
h
s
e
e
t
I
/
t
O
o
“
p
1
o
”
l
a
(
r
i
e
t
y
g
a
c
o
t
i
n
v
t
r
o
p
l
o
r
l
e
a
g
r
i
s
y
t
)
e
r
e
6
)
r
n
e
i
t
V
S
Y
N
C
s
i
g
n
a
l
i
n
p
u
t
V
S
s
i
m
P
H
S
Y
n
c
r
Y
N
a
r
o
i
o
N
C
l
c
d
C
c
i
n
o
o
s
o
m
f
i
g
n
t
r
o
l
g
i
p
c
n
u
o
a
t
u
l
e
n
r
t
0
a
.
t
2
5
f
(
X
I
t
o
N
)
0
.
=
5
0
8
M
[
μ
s
H
]
z
(
)
(S
e
e
n
o
t
e
2
)
N
o
t
c
o
u
n
t
1
2
3
4
5
N
o
t
e
s
1
:
T
h
e
Y
c
n
V
S
e
m
N
r
o
o
v
e
C
c
t
Y
p
u
o
r
r
s
o
g
N
l
e
t
i
i
m
e
C
s
e
.
c
g
a
n
p
n
c
l
a
u
e
o
w
p
l
t
r
a
n
i
d
o
a
e
s
f
r
.
t
e
r
o
t
h
i
e
l
o
t
i
r
o
n
r
s
i
s
i
n
d
g
e
e
t
e
d
r
g
m
e
i
n
o
e
f
d
V
S
b
Y
y
N
c
C
o
u
o
n
n
t
i
t
n
r
g
o
f
s
a
i
l
l
i
n
n
g
a
e
i
n
d
g
t
h
e
e
o
f
H
S
m
D
o
f
:
T
o
t
i
c
l
g
l
i
2
:
o
h
r
f
s
a
i
f
l
g
V
S
l
i
n
n
g
a
Y
N
e
i
n
C
d
g
m
a
e
i
n
c
d
o
r
f
o
H
S
H
S
c
o
Y
m
Y
N
N
p
C
C
u
n
s
t
e
e
i
g
r
e
n
t
d
a
l
a
8
n
v
e
o
m
a
i
d
a
r
c
r
j
i
h
i
t
s
t
i
n
i
n
r
e
g
.
e
d
g
e
t
l
o
s
e
3
c
y
c
l
e
s
8
m
a
c
h
i
n
e
c
y
c
l
e
s
o
r
m
o
r
e
8
o
m
r
a
c
o
h
r
e
i
n
e
c
y
c
l
e
s
m
H
S
s
i
Y
n
N
a
C
l
g
i
n
p
u
t
e
i
n
g
Fig. 8.10.11 Block i V Register (i = 1, 2)
The vertical display start position for each block can be set in 255
steps (where each step is 1H (H: H
SYNC
cycle)) as values “01
16
” to
“FF
16
” in block i V register (i = 1, 2) (addresses 00E1
16
to 00E2
16
).
When setting the block i V register to “01
16
,” the display is started at
18H of count value of H
SYNC
signal. The vertical display start posi-
tion here indicates the top position of character display area in OSD/
BUTTON mode.
The block i V register is shown in Figures 8.10.11.
7b
6b
5b
4b
3b
2b
1b
0
B
l
o
c
k
i
V
r
e
g
i
s
t
e
r
(
B
i
V
P
)
(
i
=
1
,
2
)
[
A
d
d
r
e
s
s
e
s
0
0
E
1
1
6
a
n
d
0
0
E
2
1
6
]
B
0
t
o
7
N
o
a
p
P
0
e
n
e
t
a
b
d
o
s
t
o
a
l
m
i
t
i
s
i
t
o
t
e
u
e
e
s
p
o
B
1
s
F
u
n
c
t
i
o
n
s
A
I
n
f
t
e
e
t
e
r
r
m
r
e
i
s
n
e
t
t R W
e
R W
B
l
o
c
k
i
V
R
e
g
i
s
t
e
r
C
v
s
(
B
(
S
:
o
e
t
n
r
t
a
i
V
e
S
t
c
t
r
l
l
o
l
a
n
i
V
)
e
f
y
i
r
i
s
P
7
)
d
a
N
o
t
e
v
x
c
e
p
t
“
0
0
1
6
”
t
o
B
i
V
P
.
V
(
e
n
r
:
t
i
s
c
e
a
t
l
t
i
d
n
i
g
s
p
v
l
a
a
y
l
u
e
s
t
a
H
d
r
t
e
p
f
:
o
s
1
i
7
t
i
H
o
n
,
s
H
=
:
H
S
H
d
e
f
N
+
C
)
H
n
,
Y