參數(shù)資料
型號(hào): M3720
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER and ON-SCREEN DISPLAY CONTROLLER
中文描述: 單芯片8位CMOS微機(jī)電壓合成器和屏幕顯示控制器
文件頁(yè)數(shù): 76/121頁(yè)
文件大?。?/td> 1907K
代理商: M3720
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
MITSUBISHI MICROCOMPUTERS
M37207MF-XXXSP/FP, M37207M8-XXXSP
M37207EFSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
and ON-SCREEN DISPLAY CONTROLLER
76
Fig. 76. Ceramic Resonator Circuit Example
Fig. 77. External Clock Input Circuit Example
(3) Low-Speed Mode
If the internal clock is generated from the sub-clock (X
CIN
), a low
power consumption operation can be realized by stopping only the
main clock X
IN
. To stop the main clock, set bit 6 (CM
6
) of the CPU
mode register (00FB
16
) to “1.” When the main clock X
IN
is restarted,
the program must allow enough time to for oscillation to stabilize.
Note that in low-power-consumption mode the X
CIN
-X
COUT
drivability
can be reduced, allowing even lower power consumption (20
μ
A with
f (X
CIN
) = 32kHz). To reduce the X
CIN
-X
COUT
drivability, clear bit 5
(CM
5
) of the CPU mode register (00FB
16
) to “0.” At reset, this bit is
set to “1” and strong drivability is selected to help the oscillation to
start. When an STP instruction is executed, set this bit to “1” by soft-
ware before executing.
CLOCK GENERATING CIRCUIT
This microcomputer has 2 built-in oscillation circuits. An oscillation
circuit can be formed by connecting a resonator between X
IN
and
X
OUT
(X
CIN
and X
COUT
). Use the circuit constants in accordance with
the resonator manufacturer’s recommended values. No external re-
sistor is needed between X
IN
and X
OUT
since a feed-back resistor
exists on-chip. However, an external feed-back resistor is needed
between X
CIN
and X
COUT
. When using X
CIN
-X
COUT
as sub-clock,
clear bits 7 and 6 of the mixing control register to “0.” To supply a
clock signal externally, input it to the X
IN
(X
CIN
) pin and make the
X
OUT
(X
COUT
) pin open. When not using X
CIN
clock, connect the
X
CIN
to V
SS
and make the X
COUT
pin open.
After reset has completed, the internal clock
φ
is half the frequency of
X
IN
. Immediately after poweron, both the X
IN
and X
CIN
clock start
oscillating. To set the internal clock
φ
to low-speed operation mode,
set bit 7 of the CPU mode register (address 00FB
16
) to “1.”
Oscillation Control
(1) Stop mode
The built-in clock generating circuit is shown in Figure 78. When the
STP instruction is executed, the internal clock
φ
stops at HIGH. At
the same time, timers 3 and 4 are connected by hardware and “FF
16
is set in timer 3 and “07
16
” is set in the timer 4. Select f(X
IN
)/16 or
f(X
CIN
)/16 as the timer 3 count source (set bit 0 of the timer mode
register 2 to “0” before the execution of the STP instruction). More-
over, set the timer 3 and timer 4 interrupt enable bits to disabled (“0”)
before execution of the STP instruction. The oscillator restarts when
external interrupt is accepted. However, the internal clock
φ
keeps its
HIGH until timer 4 overflows, allowing time for oscillation stabilization
when a ceramic resonator or a quartz-crystal oscillator is used.
(2) Wait mode
When the WIT instruction is executed, the internal clock
φ
stops in
the “H” level but the oscillator continues running. This wait state is
released at reset or when an interrupt is accepted (Note). Since the
oscillator does not stop, the next instruction can be executed at once.
Note:
In the wait mode, the following interrupts are invalid.
(1) V
SYNC
interrupt
(2) CRT interrupt
(3) f(X
IN
)/4096 interrupt
(4) Timer 1 and 2 interrupts using TIM2 pin input as count
source
(5) Timer 1 interrupt using f(X
IN
)/4096 or f(X
CIN
)/4096 as
count source
(6) Timer 3 interrupt using TIM3 pin input as count source
(7) Multi-master I
2
C-BUS interface interrupt
(8) Timer 4 interrupt using f(X
IN
)/2 or f(X
CIN
)/2 as count souce
X
CIN
26
X
IN
30
C
CIN
Microcomputer
X
COUT
R
f
R
d
C
COUT
X
OUT
C
IN
C
OUT
25
31
X
CIN
Microcomputer
External oscillation
circuit or external
pulse
X
COUT
X
IN
X
OUT
Open
Open
External oscillation
circuit
Vcc
Vss
Vcc
Vss
相關(guān)PDF資料
PDF描述
M3720 1 KEY 1 SOUND
M3720-1 1 KEY 1 SOUND
M3720-10 1 KEY 1 SOUND
M3720-2 1 KEY 1 SOUND
M3720-3 1 KEY 1 SOUND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3720-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND
M3720-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND
M3720-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND
M3720-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND
M3720-4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND