
11
11-21
Rev.1.0
(1) ADnSTRG1 and ADnSTRG0 (A-Dn hardware trigger select) bits (D0, D2)
When starting A-D conversion of the A-Dn converter in hardware, these bits select the cause for
which to start conversion (TOM0_6 underflow, input on external pin TIN16, TOM0_0-7 enable
event, or completion of A-D1 conversion for A-D0; TOM0_6 underflow, input on external pin
TIN16, TOM1_6 underflow, or completion of A-D0 conversion for A-D1). If software trigger is
selected with the ADnSSEL (A-Dn conversion start trigger select) bit, the contents of these bits
are ignored.
(2) ADnSSEL (A-Dn conversion start trigger select) bit (D3)
This bit selects whether to apply the A-Dn conversion start trigger in software or in hardware
during single mode.
When software trigger is selected, A-D conversion is started by setting the ADnSSTT (A-Dn
conversion start) bit to 1. When hardware trigger is selected, A-D conversion is started by the
cause of conversion selected with the ADnSTRG0 (hardware trigger select 0) and ADnSTRG1
(hardware trigger select 1) bits.
(3) ADnSREQ (A-Dn interrupt request/DMA transfer request select) bit (D4)
This bit selects whether to generate an A-Dn conversion interrupt request or a DMA transfer
request at completion of A-Dn converter operation in single mode (A-D conversion or
comparate). When using neither interrupt nor DMA transfer, select A-Dn conversion interrupt
request and mask it with the ICU's A-Dn Converter Interrupt Control Register, or select DMA
transfer and disable the DMA transfer to be started at completion of A-Dn conversion with the
DMAn Channel Control Register.
(4) ADnSCMP (A-Dn conversion/comparate complete) bit (D5)
This is a read-only bit, and is 1 when reset. This bit is 0 when the A-Dn converter is operating in
single mode (A-D conversion or comparate) and set to 1 when the operation is completed.
It also is set to 1 when A-D convert or comparate operation is forcibly terminated by setting the
ADnSSTT (A-Dn conversion stop) bit to 1 during A-D conversion or comparate.
(5) ADnSSTP (A-Dn conversion stop) bit (D6)
The A-Dn converter operating in single mode (A-D conversion or comparate) can be stopped by
setting this bit to 1 while the operation is in progress. Manipulation of this bit is ignored while the
converter when in single mode remains idle or is operating in scan mode.
Operation is stopped immediately after writing to this bit, and when the content of the "A-Dn
Successive Approximation Register" is read after stopping the operation, it shows an
intermediate value that was in the middle of conversion. (No transfers to the A-Dn Data Register
are performed.)
A-D CONVERTERS
11.2 A-D Converter Related Registers