
Page 56
1
9
f
o
6
0
2
,
1
3
.
n
a
J
1
4
.
1
.
v
e
R
1
4
1
0
-
3
1
0
B
3
0
J
E
R
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
Figure 5.2 VCC=5V Timing Diagram (1)
BCLK
ALE
-2ns.min
RD
18ns.max
-5ns.min
Hi-Z
DB
0ns.min
td(BCLK-ALE)
th(BCLK-ALE)
tsu(DB-BCLK)
td(BCLK-RD)
26ns.min(1)
CSi
td(BCLK-CS)
18ns.max(1)
ADi
th(BCLK-AD)
-3ns.min
th(BCLK-CS)
-3ns.min
BHE
tcyc
td(BCLK-AD)
0ns.min
tac1(AD-DB)(2)
WR,WRL,
WRH
18ns.max
-3ns.min
BCLK
CSi
td(BCLK-CS)
18ns.max
ADi
td(BCLK-AD)
18ns.max
td(BCLK-ALE)
-3ns.min
tcyc
BHE
DBi
td(BCLK-WR)
ALE
18ns.max
-2ns.min
th(WR-DB)(3)
td(DB-WR)=(tcyc-20)ns.min
th(WR-DB)=(tcyc/2-10)ns.min
th(WR-AD)=(tcyc/2-10)ns.min
th(WR-CS)=(tcyc/2-10)ns.min
tw(WR)=(tcyc/2-15)ns.min
Vcc=5V
th(BCLK-RD)
th(RD-DB)
th(RD-AD)
th(RD-CS)
th(BCLK-WR)
th(BCLK-ALE)
th(BCLK-AD)
th(BCLK-CS)
th(WR-CS)(3)
th(WR-AD)(3)
tw(WR)(3)
tac1(RD-DB)(2)
18ns.max(1)
Read Timing
Write Timing (written in 2 cycles with no wait state)
NOTES:
3. Varies with operation frequency:
Measurement Conditions:
VCC=4.2 to 5.5V
Input high and low voltage: VIH=2.5V, VIL=0.8V
Output high and low voltage: VOH=2.0V, VOL=0.8V
Memory Expansion Mode and Microprocessor Mode (with no wait state)
NOTES:
1. Values guaranteed only when the microcomputer is used independently.
A maximum of 35ns is guaranteed for td(BCLK-AD)+tsu(DB-BCLK).
2. Varies with operation frequency:
tac1(RD-DB)=(tcyc/2-35)ns.max
tac1(AD-DB)=(tcyc-35)ns.max
18ns.max
td(DB-WR)(3)