
9
2
3
f
o
5
0
2
,
2
0
.
g
u
A
0
.
1
.
v
e
R
0
1
0
-
7
8
1
0
B
9
0
J
E
R
Page 42
7. Bus
p
u
o
r
G
0
8
/
C
6
1
M
Figure 7.8 Typical bus timings using software wait
BCLK
Read signal
Write signal
Address bus/Data bus
(Note 2)
Chip select
(Note 2,3)
Address
Data output
Address
Input
ALE
Bus cycle (Note)
< Multiplexed bus (with 2 wait) >
Bus cycle (Note)
BCLK
Read signal
Write signal
Chip select
(Note 2,3)
Bus cycle (Note)
< Separate bus (with 3 wait) >
Address
(Note 2)
Address
Bus cycle (Note)
Data bus
Data output
Input
BCLK
Read signal
Write signal
Address bus
/Data bus
(Note 2)
Chip select
(Note 2,3)
Address
Data output
Address
Input
Bus cycle (Note)
< Multiplexed bus (with 3 wait) >
Address
ALE
Bus cycle (Note)
Note 1: This timing example shows bus cycle length. Read cycle and write cycle may be continued after this
bus cycle.
Note 2: Address bus and chip select may get longer by a state of CPU such as an instruction queue buffer.
Note 3: When accessing same external area (same CS area) continuously, chip select may output
continuously.